| Presentation | 2003/5/21 A Study of a Fine-Grained and Small Configuration Data Amount Programmable Logic Module For Dynamically Reconfigurable Processors : Programmable Logic Element for the Flexible Proessor Naoto MIYAMOTO, Leo KARNAN, Koji KOTANI, Tadahiro OHMI, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Dynamically customizable and reconfigurable hardware architecture for a specific task on demand is one of the most important issues to bring out a novel-computing paradigm in the era of system LSIs. Our target is to realize a flexible processor which is a kind of dynamically reconfigurable processor and is able to execute signal processing while reading the next configuration data (CD) simultaneously. In order to realize the flexible processor, since the amount of CD is enormous in conventional FPGAs, it is necessary to reduce the amount of CD as much as possible. In this report, we propose a newly developed programmable logic module that can reduce the amount of CD to no less than 86% of that for the conventional Look Up Table (LUT)-based programmable logic module. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Dynamically Reconfigurable Processor / Flexible Processor / Configuration Data Amount / Fine-Grained / Programmable Logic Module |
| Paper # | ICD2003-21 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2003/5/21(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Study of a Fine-Grained and Small Configuration Data Amount Programmable Logic Module For Dynamically Reconfigurable Processors : Programmable Logic Element for the Flexible Proessor |
| Sub Title (in English) | |
| Keyword(1) | Dynamically Reconfigurable Processor |
| Keyword(2) | Flexible Processor |
| Keyword(3) | Configuration Data Amount |
| Keyword(4) | Fine-Grained |
| Keyword(5) | Programmable Logic Module |
| 1st Author's Name | Naoto MIYAMOTO |
| 1st Author's Affiliation | Graduate School of Engineering, Tohoku University() |
| 2nd Author's Name | Leo KARNAN |
| 2nd Author's Affiliation | Graduate School of Engineering, Tohoku University |
| 3rd Author's Name | Koji KOTANI |
| 3rd Author's Affiliation | Graduate School of Engineering, Tohoku University |
| 4th Author's Name | Tadahiro OHMI |
| 4th Author's Affiliation | New Industry Creation Hatchery Center (NICHe) |
| Date | 2003/5/21 |
| Paper # | ICD2003-21 |
| Volume (vol) | vol.103 |
| Number (no) | 88 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |