Presentation 2003/12/11
Image Recognition LSI for Intelligent Vehicle based on Configurable Processor
Jun Tanabe, Yasuhiro Taniguchi, Takashi Miyamori, Yukimasa Miyamoto, Kenichi Maeda, Masataka Matsui,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) An 18-GOPS multi-VLIW image recognition processor, "Visconti" (VIsion based Sensing, CONTrol, and Intelligence), for intelligent vehicle applications is described. Three 3-way VLIW processors are integrated into a single chip with peripheral modules such as an SDRAM controller, video I/Os and a Flash ROM controller. The VLIW processor is designed based on Toshiba's configurable processor known as MeP (Media embedded Processor) and includes the customized VLIW coprocessor extension which can execute SIMD instructions. Visconti's architecture can exploit multi-grain parallelism, data level, instruction level and task level, effectively for its target applications. The chip is fabricated using O.13μm CMOS technology and integrates 21M transistors on a 48.7mm^2 die. It operates at 150MHz in the worst case and consumes 1W during front observation application using the stereo camera-〓 vision system at a video rate.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) VLIW / SIMD / Configurable / Image recognition / Processor
Paper # ICD2003-187(2003-12)
Date of Issue

Conference Information
Committee ICD
Conference Date 2003/12/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Image Recognition LSI for Intelligent Vehicle based on Configurable Processor
Sub Title (in English)
Keyword(1) VLIW
Keyword(2) SIMD
Keyword(3) Configurable
Keyword(4) Image recognition
Keyword(5) Processor
1st Author's Name Jun Tanabe
1st Author's Affiliation Research and Development Center, Semiconductor Company, Toshiba Corporation()
2nd Author's Name Yasuhiro Taniguchi
2nd Author's Affiliation Corporate Research&Development Center, Toshiba Corporation
3rd Author's Name Takashi Miyamori
3rd Author's Affiliation Research and Development Center, Semiconductor Company, Toshiba Corporation
4th Author's Name Yukimasa Miyamoto
4th Author's Affiliation Corporate Research&Development Center, Toshiba Corporation
5th Author's Name Kenichi Maeda
5th Author's Affiliation Corporate Research&Development Center, Toshiba Corporation
6th Author's Name Masataka Matsui
6th Author's Affiliation Research and Development Center, Semiconductor Company, Toshiba Corporation
Date 2003/12/11
Paper # ICD2003-187(2003-12)
Volume (vol) vol.103
Number (no) 509
Page pp.pp.-
#Pages 6
Date of Issue