Presentation 2003/8/14
A 1-V 2.4-GHz PLL Synthesizer with a Fully Differential Prescaler and a Low-Off-Leakage Charge Pump
Akihiro YAMAGISHI, Mamoru UGAJIN, Tsuneo TSUKAHARA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A 1-V 2.4-GHz-band fully monolithic PLL synthesizer was fabricated on fully depleted 0.2-μm CMOS/SOI process technology. It includes a voltage controlled oscillator (VCO) and a 3-GHz fully differential dual-modulus prescaler on a chip. A low-off-leakage-current charge pump is used for open-loop FSK modulation. When the PLL is open loop mode, the frequency drift of the output is lower than 2.5 Hz/μsec. The output phase noise is -104 dBc/Hz at 1-MHz offset frequency. The power consumption of the PLL-IC core is 17 mW at 1-V supply voltage.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) PLL / Synthesizer / Low-Power / SOI
Paper # SDM2003-130,ICD2003-63
Date of Issue

Conference Information
Committee ICD
Conference Date 2003/8/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A 1-V 2.4-GHz PLL Synthesizer with a Fully Differential Prescaler and a Low-Off-Leakage Charge Pump
Sub Title (in English)
Keyword(1) PLL
Keyword(2) Synthesizer
Keyword(3) Low-Power
Keyword(4) SOI
1st Author's Name Akihiro YAMAGISHI
1st Author's Affiliation NTT Microsystem Integration Laboratories()
2nd Author's Name Mamoru UGAJIN
2nd Author's Affiliation NTT Microsystem Integration Laboratories
3rd Author's Name Tsuneo TSUKAHARA
3rd Author's Affiliation NTT Microsystem Integration Laboratories
Date 2003/8/14
Paper # SDM2003-130,ICD2003-63
Volume (vol) vol.103
Number (no) 261
Page pp.pp.-
#Pages 5
Date of Issue