Presentation 2003/8/14
The Flexible Processor : A Dynamically Reconfigurable Logic Array for Personal-use HW Emulator
Takeshi OHKAWA, Toshiyuki NOZAWA, Masanori FUJIBAYASHI, Naoto MIYAMOTO, Leo KARNAN, Soichiro KITA, Masanobu YAMASHITA, Amir JAMAK, Koji KOTANI, Tadahiro OHMI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A dynamically reconfigurable logic array, i.e., the Flexible Processor, suitable for single chip emulation system is developed. It demonstrates the sequential execution of sub-circuits divided from original circuit, by newly developed Temporal Communication Module (TCM). In order to accelerate emulation speed, a logic element, which can reduce configuration data by 30% as compared to conventional Look-Up-Table, is implemented. The chip (3.9 x 3.9mm^2) fabricated with 0.6 um CMOS technology operates at 33MHz with 5.0V power supply.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) econfigurable processor / logic element / temporal circuit partitioning
Paper # SDM2003-126,ICD2003-59
Date of Issue

Conference Information
Committee ICD
Conference Date 2003/8/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) The Flexible Processor : A Dynamically Reconfigurable Logic Array for Personal-use HW Emulator
Sub Title (in English)
Keyword(1) econfigurable processor
Keyword(2) logic element
Keyword(3) temporal circuit partitioning
1st Author's Name Takeshi OHKAWA
1st Author's Affiliation Graduate School of Engineering, Tohoku University()
2nd Author's Name Toshiyuki NOZAWA
2nd Author's Affiliation Graduate School of Engineering, Tohoku University
3rd Author's Name Masanori FUJIBAYASHI
3rd Author's Affiliation Graduate School of Engineering, Tohoku University
4th Author's Name Naoto MIYAMOTO
4th Author's Affiliation Graduate School of Engineering, Tohoku University
5th Author's Name Leo KARNAN
5th Author's Affiliation Graduate School of Engineering, Tohoku University
6th Author's Name Soichiro KITA
6th Author's Affiliation New Industry Creation Hatchery Center, Tohoku University
7th Author's Name Masanobu YAMASHITA
7th Author's Affiliation Graduate School of Engineering, Tohoku University
8th Author's Name Amir JAMAK
8th Author's Affiliation New Industry Creation Hatchery Center, Tohoku University
9th Author's Name Koji KOTANI
9th Author's Affiliation Graduate School of Engineering, Tohoku University
10th Author's Name Tadahiro OHMI
10th Author's Affiliation New Industry Creation Hatchery Center, Tohoku University
Date 2003/8/14
Paper # SDM2003-126,ICD2003-59
Volume (vol) vol.103
Number (no) 261
Page pp.pp.-
#Pages 6
Date of Issue