| Presentation | 2002/5/17 Single-Chip 5.8-GHz ETC Transceiver IC with PLL and Demodulation Circuits Using SiGe HBT/CMOS Toru MASUDA, Nobuhiro SHIRAMIZU, Ken-ichi OHHATA, Satoshi HANAZAWA, Masaki KUDOH, Yuko TANBA, Yusuke TAKEUCHI, Hiromi SHIMAMOTO, Toshio NAGASHIMA, Katsuyoshi WASHIO, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A single-chip 5.8-GHz ETC transceiver IC with PLL and demodulator by using SiGe HBT/CMOS has been developed for the first time. This fully-integrated ETC chip includes a 31-dB-gain RX stage, an ASK demodulation block with a high-precision RSSI, PLL consisted of a varactor-tuned LC-VCO and a low-power BiCMOS synthsizer, and a TX stage with a transformer- transferred single-ended PA. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | ETC / Transceiver / SiGe HBT / CMOS |
| Paper # | ICD2002-28 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2002/5/17(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Single-Chip 5.8-GHz ETC Transceiver IC with PLL and Demodulation Circuits Using SiGe HBT/CMOS |
| Sub Title (in English) | |
| Keyword(1) | ETC |
| Keyword(2) | Transceiver |
| Keyword(3) | SiGe HBT |
| Keyword(4) | CMOS |
| 1st Author's Name | Toru MASUDA |
| 1st Author's Affiliation | Central Research Laboratory, Hitachi, Ltd.() |
| 2nd Author's Name | Nobuhiro SHIRAMIZU |
| 2nd Author's Affiliation | Central Research Laboratory, Hitachi, Ltd. |
| 3rd Author's Name | Ken-ichi OHHATA |
| 3rd Author's Affiliation | Musashino Office, Hitachi Device Engineering, Co. Ltd. |
| 4th Author's Name | Satoshi HANAZAWA |
| 4th Author's Affiliation | Device Development Center, Hitachi, Ltd. |
| 5th Author's Name | Masaki KUDOH |
| 5th Author's Affiliation | Hitachi ULSI Systems, Co. Ltd. |
| 6th Author's Name | Yuko TANBA |
| 6th Author's Affiliation | Device Development Center, Hitachi, Ltd. |
| 7th Author's Name | Yusuke TAKEUCHI |
| 7th Author's Affiliation | Device Development Center, Hitachi, Ltd. |
| 8th Author's Name | Hiromi SHIMAMOTO |
| 8th Author's Affiliation | Musashino Office, Hitachi Device Engineering, Co. Ltd. |
| 9th Author's Name | Toshio NAGASHIMA |
| 9th Author's Affiliation | Hitachi, Ltd., Digital Media Systems R&D Division |
| 10th Author's Name | Katsuyoshi WASHIO |
| 10th Author's Affiliation | Central Research Laboratory, Hitachi, Ltd. |
| Date | 2002/5/17 |
| Paper # | ICD2002-28 |
| Volume (vol) | vol.102 |
| Number (no) | 83 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |