Presentation 2002/5/16
A Low Power MPEG-4 Video Decoder LSI for Mobile Applications
Hiroto TOMITA, Takashi HASHIMOTO, Masahiro OHASHI, Shun-ichi KUROMARU, Junji MICHIYAMA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this article, we describe an MPEG4 video decoder LSI consuming 11.1mW. This LSI has several dedicated hardware engines to process MPEG-4 video decoding and post processing, at high speed and low-power. It is also applied to a clock-gating technique for a low-power consumption. Because this technique is independent from any specific process technologies, it is easy to change the process and integrate this core with other components. The portability of this LSI is high. This chip is fabricated using 0.18μm quad-metal CMOS technology and performs MPEG-4 Simple Profile Level 1 decoding at 27MHz.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) MPEG-4 / low power / mobile application / post processing / clock-gating
Paper # ICD2002-24
Date of Issue

Conference Information
Committee ICD
Conference Date 2002/5/16(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Low Power MPEG-4 Video Decoder LSI for Mobile Applications
Sub Title (in English)
Keyword(1) MPEG-4
Keyword(2) low power
Keyword(3) mobile application
Keyword(4) post processing
Keyword(5) clock-gating
1st Author's Name Hiroto TOMITA
1st Author's Affiliation Processor Development Center, Corporate Development Division, Semiconductor Company, Matsushita Electric Industrial Co., Ltd.()
2nd Author's Name Takashi HASHIMOTO
2nd Author's Affiliation Processor Development Center, Corporate Development Division, Semiconductor Company, Matsushita Electric Industrial Co., Ltd.
3rd Author's Name Masahiro OHASHI
3rd Author's Affiliation Processor Development Center, Corporate Development Division, Semiconductor Company, Matsushita Electric Industrial Co., Ltd.
4th Author's Name Shun-ichi KUROMARU
4th Author's Affiliation Processor Development Center, Corporate Development Division, Semiconductor Company, Matsushita Electric Industrial Co., Ltd.
5th Author's Name Junji MICHIYAMA
5th Author's Affiliation Processor Development Center, Corporate Development Division, Semiconductor Company, Matsushita Electric Industrial Co., Ltd.
Date 2002/5/16
Paper # ICD2002-24
Volume (vol) vol.102
Number (no) 82
Page pp.pp.-
#Pages 6
Date of Issue