Presentation 2003/2/27
A High-Speed Functional Memory with a Capability of Hamming-Distance-Selective Data Search Using Threshold Logic Circuits
Hiroaki YAMAOKA, Makoto IKEDA, Kunihiro ASADA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper describes a high-speed functional memory with a capability of Hamming-distance-selective data search. In general, the conventional functional memories such as content addressable memories (CAMs) have the functions of the exact-match or nearest-match data search between stored data and an input data. In addition to the exact-match data search, the proposed functional memory is capable of retrieving the address of stored data within and with a given Hamming-distance from an input data. Moreover, a high-speed search operation is realized by using the proposed dynamic threshold logic circuits without large static power consumption. A 32 × 128-bit memory macro has been designed and fabricated using a 0.35-μm CMOS technology, and its feasibility and functionality have been verified by measurement.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Threshold logic / Hamming-distance / functional memory
Paper # VLD2002-151,ICD2002-216
Date of Issue

Conference Information
Committee ICD
Conference Date 2003/2/27(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A High-Speed Functional Memory with a Capability of Hamming-Distance-Selective Data Search Using Threshold Logic Circuits
Sub Title (in English)
Keyword(1) Threshold logic
Keyword(2) Hamming-distance
Keyword(3) functional memory
1st Author's Name Hiroaki YAMAOKA
1st Author's Affiliation Department of Electronics Engineering, the University of Tokyo()
2nd Author's Name Makoto IKEDA
2nd Author's Affiliation Department of Electronics Engineering, the University of Tokyo:VLSI Design and Education Center (VDEC), the University of Tokyo
3rd Author's Name Kunihiro ASADA
3rd Author's Affiliation Department of Electronics Engineering, the University of Tokyo:VLSI Design and Education Center (VDEC), the University of Tokyo
Date 2003/2/27
Paper # VLD2002-151,ICD2002-216
Volume (vol) vol.102
Number (no) 685
Page pp.pp.-
#Pages 6
Date of Issue