Presentation 2004/7/24
Prototype Implementation of Using Term Rewriting System to Design Hardware
Noriyuki KOBAYASHI, Atusi MAEDA, Yoshinori YAMAGUCHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Hardware generation based on Term Rewriting Systems (TRS) has been proposed as a new hardware development framework. In this framework, a set of TRS terms express states in the hardware system in concern, and TRS rules express transition between states. In this paper, we implement and evaluate a prototype TRS-based hardware generation system. As a proof-of-concept example, we generated a simple processor, of which specificationis almost equivalent to KUE-CHIP2, using our system. Based on the experience, we have extended the TRS hardware description language to enable definition of functional rules. In addition, we propose introduction of higher-order types to further improve the expression power of the language.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Term Rewriting System / Automatic Hardware Generation / Verilog-HDL
Paper # CPSY2004-18
Date of Issue

Conference Information
Committee CPSY
Conference Date 2004/7/24(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Prototype Implementation of Using Term Rewriting System to Design Hardware
Sub Title (in English)
Keyword(1) Term Rewriting System
Keyword(2) Automatic Hardware Generation
Keyword(3) Verilog-HDL
1st Author's Name Noriyuki KOBAYASHI
1st Author's Affiliation Graduate school of System and Information Engineering, University of Tsukuba()
2nd Author's Name Atusi MAEDA
2nd Author's Affiliation Institute of Information Science and Electronics, University of Tsukuba
3rd Author's Name Yoshinori YAMAGUCHI
3rd Author's Affiliation Institute of Information Science and Electronics, University of Tsukuba
Date 2004/7/24
Paper # CPSY2004-18
Volume (vol) vol.104
Number (no) 240
Page pp.pp.-
#Pages 6
Date of Issue