Presentation 2003/10/31
A Memory Assignment Method for X-Y Data Transfer
Masato SUDA, Yuhei KANEKO, Seitaro OSAWA, Takefumi MIYOSHI, Nobuhiko SUGINO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In many DSPs, X-Y data transfer mode is adopted, so that two multiplication operands are efficently fed into multiplier. When these operands are not appropiately stored onto X and Y memory spaces, however, processing speed will drastically degraded. For this reason, a memory allocation suitable for X-Y data transfer mode is presented in this paper. The proposed method first formulates a interference graph from a give program, where a vertice and an edge denote a program variable and a constraint over X-Y memory assignment at multiplication, respectively. When a given graph forms a bipartite graph, optimal assignment is directly given. For a general graph, the method removes appropriate edges and assigns program variable into X and Y memory space along with the derived bipartite graph. The proposed method is applied to several example subprograms and its effectiveness is shown by the derived memory assignment.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) DSP / X-Y data transfer / memory assignment
Paper # CAS2003-86,CST2003-29
Date of Issue

Conference Information
Committee CAS
Conference Date 2003/10/31(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Circuits and Systems (CAS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Memory Assignment Method for X-Y Data Transfer
Sub Title (in English)
Keyword(1) DSP
Keyword(2) X-Y data transfer
Keyword(3) memory assignment
1st Author's Name Masato SUDA
1st Author's Affiliation Department of Advanced Applied Electronics, Tokyo Institute of Techology()
2nd Author's Name Yuhei KANEKO
2nd Author's Affiliation Department of Advanced Applied Electronics, Tokyo Institute of Techology
3rd Author's Name Seitaro OSAWA
3rd Author's Affiliation Department of Advanced Applied Electronics, Tokyo Institute of Techology
4th Author's Name Takefumi MIYOSHI
4th Author's Affiliation Department of Advanced Applied Electronics, Tokyo Institute of Techology
5th Author's Name Nobuhiko SUGINO
5th Author's Affiliation Department of Advanced Applied Electronics, Tokyo Institute of Techology
Date 2003/10/31
Paper # CAS2003-86,CST2003-29
Volume (vol) vol.103
Number (no) 404
Page pp.pp.-
#Pages 4
Date of Issue