Presentation 2003/7/15
A Study on Coding and Decoding Scheme According to Channel State in Digital Magnetic Recording
Masayuki HAYASHI, Hideki OCHIAI, Ryuji KOHNO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In digital magnetic recording, media noise is considered as main noise which decide channel state. Especially-jitter noise which is one of media noise and depends on signals is main noise in digital magnetic recording system. In this magnetic recording channel, coding and decoding scheme corresponding with channel state which depends on mainly jitter noise is studied. In MEEPR4 channel of longitudinal recording system.the characteristics of noise distribution is different in each branches of trellis diagram which is used in channel decoding are confirmed. And BER performance improvement is showed when maximum likelihood sequence estimation which includes this characteristics is used.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) PRML System / VIterbi decoding
Paper # IT2003-22(2003-07)
Date of Issue

Conference Information
Committee IT
Conference Date 2003/7/15(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Information Theory (IT)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Study on Coding and Decoding Scheme According to Channel State in Digital Magnetic Recording
Sub Title (in English)
Keyword(1) PRML System
Keyword(2) VIterbi decoding
1st Author's Name Masayuki HAYASHI
1st Author's Affiliation Division of Electrical and Computer Engineering, Faculty of Engineering, Yokohama National University()
2nd Author's Name Hideki OCHIAI
2nd Author's Affiliation Division of Electrical and Computer Engineering, Faculty of Engineering, Yokohama National University
3rd Author's Name Ryuji KOHNO
3rd Author's Affiliation Division of Electrical and Computer Engineering, Faculty of Engineering, Yokohama National University
Date 2003/7/15
Paper # IT2003-22(2003-07)
Volume (vol) vol.103
Number (no) 214
Page pp.pp.-
#Pages 5
Date of Issue