| Presentation | 2003/10/16 Single-chip High-quality MPEG-2 CODEC LSI(ISIL) Hiroe IWASAKI, Jiro NAGANUMA, Yasuyuki NAKAJIMA, Yutaka TASHIRO, Ken NAKAMURA, Takeshi YOSHITOME, Takayuki ONISHl, Mitsuo IKEDA, Takaaki IZUOKA, Makoto ENDO, Yoshiyuki YASHIMA, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper proposes single-chip high-quality MPEG-2 CODEC LSI(ISIL) for embedding in consumer-oriented mobile codec systems, and demonstrates its flexibility and usefulness. This architecture consists of a half-duplex 720/30P encoding core, a half-duplex 10801 decoding core, an audio DSP, a RISC, and a multiplexer/de-multiplexer core with a dual-memory scheme for supplying data at high speeds. The LSI, which integrates 30.7 million transistors using the 0.13-μm seven-metal CMOS process, implements 720/30P encoding with 1.1 W, 10801 decoding with 0.8 W, and full-duplex 480P encoding and decoding simultaneously with 1.4 W. This LSI will make it possible for consumers to use HDTV quality equipment on a more widespread scale. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | MPEG-2 / HDTV / CODEC LSI |
| Paper # | DSP2003-112,ICD2003-110,IE2003-72 |
| Date of Issue |
| Conference Information | |
| Committee | IE |
|---|---|
| Conference Date | 2003/10/16(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Image Engineering (IE) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Single-chip High-quality MPEG-2 CODEC LSI(ISIL) |
| Sub Title (in English) | |
| Keyword(1) | MPEG-2 |
| Keyword(2) | HDTV |
| Keyword(3) | CODEC LSI |
| 1st Author's Name | Hiroe IWASAKI |
| 1st Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation() |
| 2nd Author's Name | Jiro NAGANUMA |
| 2nd Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| 3rd Author's Name | Yasuyuki NAKAJIMA |
| 3rd Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| 4th Author's Name | Yutaka TASHIRO |
| 4th Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| 5th Author's Name | Ken NAKAMURA |
| 5th Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| 6th Author's Name | Takeshi YOSHITOME |
| 6th Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| 7th Author's Name | Takayuki ONISHl |
| 7th Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| 8th Author's Name | Mitsuo IKEDA |
| 8th Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| 9th Author's Name | Takaaki IZUOKA |
| 9th Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| 10th Author's Name | Makoto ENDO |
| 10th Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| 11th Author's Name | Yoshiyuki YASHIMA |
| 11th Author's Affiliation | NTT Cyber Space Laboratories, NTT Corporation |
| Date | 2003/10/16 |
| Paper # | DSP2003-112,ICD2003-110,IE2003-72 |
| Volume (vol) | vol.103 |
| Number (no) | 383 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |