Presentation 2004/5/14
Length Reduction and Power Dividing Characteristics of A Post-Wall Short-Slot Directional Coupler in a Single-Layer Dielectric Substrate by making Hollow Rectangular Holes
Shin-ichi YAMAMOTO, Jiro HIROKAWA, Makoto ANDO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The authors previously proposed a beam switching antenna consisting of a Butler matrix and a slot array integrated on a single-layer dielectric substrate. Short-slot couplers are used to construct the hybrids and the crossing couplers in the Butler matrix. The length of the coupler is determined by the difference of the phase constants between the TE_<10> and TE_<20> modes in the coupled region. This paper proposes a method to reduce the coupler length by making hollow rectangular holes near the side walls. We have confirmed theoretically and experimentally that the total size can be reduced to 48% and still obtain the conventional good dividing characteristics.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) short-slot coupler / length reduction / dielectric substrate / Butler matrix
Paper # A・P2004-28,SAT2004-17
Date of Issue

Conference Information
Committee SAT
Conference Date 2004/5/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Satellite Telecommunications (SAT)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Length Reduction and Power Dividing Characteristics of A Post-Wall Short-Slot Directional Coupler in a Single-Layer Dielectric Substrate by making Hollow Rectangular Holes
Sub Title (in English)
Keyword(1) short-slot coupler
Keyword(2) length reduction
Keyword(3) dielectric substrate
Keyword(4) Butler matrix
1st Author's Name Shin-ichi YAMAMOTO
1st Author's Affiliation Dept. of Electrical and Electronic Eng., Tokyo Institute of Technology()
2nd Author's Name Jiro HIROKAWA
2nd Author's Affiliation Dept. of Electrical and Electronic Eng., Tokyo Institute of Technology
3rd Author's Name Makoto ANDO
3rd Author's Affiliation Dept. of Electrical and Electronic Eng., Tokyo Institute of Technology
Date 2004/5/14
Paper # A・P2004-28,SAT2004-17
Volume (vol) vol.104
Number (no) 59
Page pp.pp.-
#Pages 6
Date of Issue