Presentation 2004/1/9
A Study on Updating Algorithm of an Adaptive Antenna Array which has Interference Canceller.
Manabu TSUCHIMOTO, Yoshinobu KAJIKAWA, Yasuo NOMURA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper proposes a novel updating method which updates some adaptive filters synchronously in the system which consists of adaptive antenna array (AAA), interference canceller (1C), and equalizer (LE). The conventional updating method updates each adaptive filter independently using one error signal. However, since each adaptive filter searches to the optimal solution independently, the conventional method cannot search the whole optimal solution efficiently. Therefore, we propose a synchronous updating method in which the coefficients of each adaptive filter are integrated into one coefficient vector. The proposed updating method can search the whole optimal solution efficiently. Simulation results demonstrate that the proposed method can improve the convergence speed and realize higher BER performance than the conventional one.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Adaptive Antenna Array / Interference Canceller / Equalizer / DS-CDMA / Synchronous updating
Paper # DPS2003-194,SAT2003-191,RCS2003-289
Date of Issue

Conference Information
Committee SAT
Conference Date 2004/1/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Satellite Telecommunications (SAT)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Study on Updating Algorithm of an Adaptive Antenna Array which has Interference Canceller.
Sub Title (in English)
Keyword(1) Adaptive Antenna Array
Keyword(2) Interference Canceller
Keyword(3) Equalizer
Keyword(4) DS-CDMA
Keyword(5) Synchronous updating
1st Author's Name Manabu TSUCHIMOTO
1st Author's Affiliation Department of Electronics, Faculty of Engineering, Kansai University()
2nd Author's Name Yoshinobu KAJIKAWA
2nd Author's Affiliation Department of Electronics, Faculty of Engineering, Kansai University
3rd Author's Name Yasuo NOMURA
3rd Author's Affiliation Department of Electronics, Faculty of Engineering, Kansai University
Date 2004/1/9
Paper # DPS2003-194,SAT2003-191,RCS2003-289
Volume (vol) vol.103
Number (no) 550
Page pp.pp.-
#Pages 6
Date of Issue