Presentation 2003/11/21
A Hierarchical Standard-Cell Placement Method Based on Wire Length-Driven Clustering
Hajime KUBOTA, Shin'ichi WAKABAYASHI, Tetsushi KOIDE, Toshio TSUJI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Due to the rapid progress of semiconductor technology, wiring delay becomes important on determining the performance of whole circuit. So, wire length-driven hierarchical placement methods are generally used, in which clusters consisting of sets of cells are generated. While previous methods determine clusters without considering internal net information in the cluster, in this paper, we present a cluster placement method considering internal cell and net information in the cluster in the hierarchical placement. When we determine cluster placement, we consider the cells to be placed closely. So, we identify cells in the cluster as center-cells, boundary-cells and un-boundary-cells. It makes it possible to predict cell placement in the following placement stage, and the proposed method can produce good cell placement with shorter wire length.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) hierarchical placement / cluster / center-cell / boundary-cell / unboundary-cell
Paper # DC2003-62
Date of Issue

Conference Information
Committee DC
Conference Date 2003/11/21(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Hierarchical Standard-Cell Placement Method Based on Wire Length-Driven Clustering
Sub Title (in English)
Keyword(1) hierarchical placement
Keyword(2) cluster
Keyword(3) center-cell
Keyword(4) boundary-cell
Keyword(5) unboundary-cell
1st Author's Name Hajime KUBOTA
1st Author's Affiliation Graduate School of Engineering, Hiroshima University()
2nd Author's Name Shin'ichi WAKABAYASHI
2nd Author's Affiliation Faculty of Information Sciences, Hiroshima City University
3rd Author's Name Tetsushi KOIDE
3rd Author's Affiliation Research Center for Nanodevices and Systems, Hiroshima University
4th Author's Name Toshio TSUJI
4th Author's Affiliation Graduate School of Engineering, Hiroshima University
Date 2003/11/21
Paper # DC2003-62
Volume (vol) vol.103
Number (no) 480
Page pp.pp.-
#Pages 6
Date of Issue