| Presentation | 2003/11/21 Synthesis of Asynchronous Control Circuits Based on Cell Controllers Hiroshi SAITO, Masaki KAWANABE, Masashi IMAI, Hiroshi NAKAMURA, Takashi NANYA, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We propose a synthesis method of asynchronous control circuits based on cell controllers. After the high-level synthesis of a datapath circuit with design constraints and a resource library, the control circuit is synthesized by mapping a cell controller for each data operation in the datapath circuit. Because of the nature of mapping, the area and the synthesis time of the control circuit are proportional with respect to the number of data operations in the datapath circuit. In addition, to reduce the area of the control circuit, we present an optimization method by using datapath delay information derived from the high-level synthesis. By combining both methods, we can synthesize control circuits efficiently which control a large number of data operations. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | cell controller, / scheduled data flow graph / bundled data implementation / timing analysis / concurrent vertex substitution |
| Paper # | DC2003-47 |
| Date of Issue |
| Conference Information | |
| Committee | DC |
|---|---|
| Conference Date | 2003/11/21(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Dependable Computing (DC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Synthesis of Asynchronous Control Circuits Based on Cell Controllers |
| Sub Title (in English) | |
| Keyword(1) | cell controller, |
| Keyword(2) | scheduled data flow graph |
| Keyword(3) | bundled data implementation |
| Keyword(4) | timing analysis |
| Keyword(5) | concurrent vertex substitution |
| 1st Author's Name | Hiroshi SAITO |
| 1st Author's Affiliation | Research Center for Advanced Science and Technology, The University of Tokyo() |
| 2nd Author's Name | Masaki KAWANABE |
| 2nd Author's Affiliation | Research Center for Advanced Science and Technology, The University of Tokyo |
| 3rd Author's Name | Masashi IMAI |
| 3rd Author's Affiliation | Research Center for Advanced Science and Technology, The University of Tokyo |
| 4th Author's Name | Hiroshi NAKAMURA |
| 4th Author's Affiliation | Research Center for Advanced Science and Technology, The University of Tokyo |
| 5th Author's Name | Takashi NANYA |
| 5th Author's Affiliation | Research Center for Advanced Science and Technology, The University of Tokyo |
| Date | 2003/11/21 |
| Paper # | DC2003-47 |
| Volume (vol) | vol.103 |
| Number (no) | 480 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |