| Presentation | 2003/11/21 A Proposal of a High-Reliable Design of Circuits Modeled as Concurrent Periodic EFSMs Yoshifumi TAKAMOTO, Tomoya KITANI, Keiichi YASUMOTO, Akio NAKATA, Teruo HIGASHINO, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In t,his paper, we propose a high-reliable design method for real-time systems consisting of multiple functional modules where the balance between cost and performance can effectively be considered. In our method, we specify a system as a parallel composition of concurrent, periodic EFSMs where the behavior of a functional module is specified as a periodic EFSM with timing constraints including performance parameters of the module. Here, we propose modeling techniques to easily treat the cases that the organization of functional modules is frequent,ly changed for cost reduction by unifying multiple modules to one or for performance improvement by paralelizing a module to multiple ones. We have implemented tools to derive parameter conditions which must hold for the system to proceed without, deadlocks, and to generate RT-level VHDL descriptions. By applying our met,hod to development, of the basic functionality of a cellular phone, we have confirmed the usefulness of our approach. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | real-time systems / high-level synthesis / scheduling / parametric model checking |
| Paper # | DC2003-44 |
| Date of Issue |
| Conference Information | |
| Committee | DC |
|---|---|
| Conference Date | 2003/11/21(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Dependable Computing (DC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Proposal of a High-Reliable Design of Circuits Modeled as Concurrent Periodic EFSMs |
| Sub Title (in English) | |
| Keyword(1) | real-time systems |
| Keyword(2) | high-level synthesis |
| Keyword(3) | scheduling |
| Keyword(4) | parametric model checking |
| 1st Author's Name | Yoshifumi TAKAMOTO |
| 1st Author's Affiliation | Graduate School of Information Science and Technology, Osaka University() |
| 2nd Author's Name | Tomoya KITANI |
| 2nd Author's Affiliation | Graduate School of Information Science and Technology, Osaka University |
| 3rd Author's Name | Keiichi YASUMOTO |
| 3rd Author's Affiliation | Graduate School of Information Science, Nara Institute of Science and Technology |
| 4th Author's Name | Akio NAKATA |
| 4th Author's Affiliation | Graduate School of Information Science and Technology, Osaka University |
| 5th Author's Name | Teruo HIGASHINO |
| 5th Author's Affiliation | Graduate School of Information Science and Technology, Osaka University |
| Date | 2003/11/21 |
| Paper # | DC2003-44 |
| Volume (vol) | vol.103 |
| Number (no) | 480 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |