Presentation 2003/4/11
Fundamental Design of a QJava Processor
Soichi SHIGETA, Shunsuke ABE, Ben A. ABDERAZEK, Tsutomu YOSHINAGA, Masahiro SOWA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We proposed QJava to realize high bytecode level parallelism by replacing the stack computation model of Java with the parallel queue computation model. However, QJava execution environments implemented with interpreter and JIT (just in time) compiler can not effectively reflects bytecode level parallelisim in execution time, because of overheads of interpreter and limitations from underlying platform. Thus, we are developing a QJava processor from scratch. Since a QJava processor directly executes QJava bytecode, bytecode level parallelism can be efficiently reflected in execution time. In this paper, we describe the fundamental design of a QJava processor.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Processor Architecture / Queue Computation Model / Bytecode Level Parallelism
Paper # CPSY2003-3,DC2003-3
Date of Issue

Conference Information
Committee DC
Conference Date 2003/4/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Fundamental Design of a QJava Processor
Sub Title (in English)
Keyword(1) Processor Architecture
Keyword(2) Queue Computation Model
Keyword(3) Bytecode Level Parallelism
1st Author's Name Soichi SHIGETA
1st Author's Affiliation Graduate School of Information Systems University of Electro-Communications()
2nd Author's Name Shunsuke ABE
2nd Author's Affiliation Graduate School of Information Systems University of Electro-Communications
3rd Author's Name Ben A. ABDERAZEK
3rd Author's Affiliation Graduate School of Information Systems University of Electro-Communications
4th Author's Name Tsutomu YOSHINAGA
4th Author's Affiliation Graduate School of Information Systems University of Electro-Communications
5th Author's Name Masahiro SOWA
5th Author's Affiliation Graduate School of Information Systems University of Electro-Communications
Date 2003/4/11
Paper # CPSY2003-3,DC2003-3
Volume (vol) vol.103
Number (no) 19
Page pp.pp.-
#Pages 6
Date of Issue