Presentation 2003/7/10
Logical Macro Cell Architecture Supporting High Speed, High Date Rate Terminals on Micro-Cell, All-IP Mobile Access Network
Takahiko Yamada, Shinji Kawata,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper discusses a logical macro-cell configuration to allow high-speed packet transfer to fast terminals in a IP-based packet network. The mobile packet network adopts a micro-cellular network which requires quick handover. We propose a logical macro-cell system consisting of a couple of adjacent micro-cells. Packets are multicast to all micro-cells in the logical macro-cell, and every base station in it emits polling for packet transfer regardless to the existence of target terminal in its cell. In this case, micro-cell handover becomes unnecessary since all base stations conduct an identical processing in parallel. The mobile network expands along road. Terminals can enjoy smooth packet transfer even they change direction in cross section if a logical macro-cell includes micro-cells in every direction.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) 4G Mobile Communication / PON(Passive Optical Network) / High-speed packet transfer / Logical Macro Cell
Paper # NS2003-62,RCS2003-85
Date of Issue

Conference Information
Committee NS
Conference Date 2003/7/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Network Systems(NS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Logical Macro Cell Architecture Supporting High Speed, High Date Rate Terminals on Micro-Cell, All-IP Mobile Access Network
Sub Title (in English)
Keyword(1) 4G Mobile Communication
Keyword(2) PON(Passive Optical Network)
Keyword(3) High-speed packet transfer
Keyword(4) Logical Macro Cell
1st Author's Name Takahiko Yamada
1st Author's Affiliation Dept. of Computer Science, Ritsumeikan University()
2nd Author's Name Shinji Kawata
2nd Author's Affiliation Dept. of Computer Science, Ritsumeikan University
Date 2003/7/10
Paper # NS2003-62,RCS2003-85
Volume (vol) vol.103
Number (no) 201
Page pp.pp.-
#Pages 4
Date of Issue