| Presentation | 2018-12-06 Design guideline of ground structure in slow wave transmission line Tomohiro Kobayashi, Syuhei Amakawa, Takeshi Yoshida, Minoru Fujishima, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In the millimeter wave CMOS circuit, the slow wave transmission line is used for a device that couples and decouples signals from the characteristic that it has a high phase constant, contributing to a reduction in chip area. However, there is a problem that the attenuation of the conventional slow wave transmission line becomes large. Therefore, We focus on the simulation result that the attenuation decreases when the conductance of the silicon substrate is set low, and the characteristics of the slow wave transmission line approach the coplanar transmission line by lowering the ground shield density. We propose that the phase constant can be increased while minimizing the attenuation by multiplying the two by using simulation. With the ground shield density of 14%, the slow wave transmission line has attenuation equivalent to that of the coplanar transmission line, but the phase constant is about 1.2 times, and the result that the chip area reduction ratio is 18% can be obtained by simulation. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | CMOS / Millimeter wave / Ground coplanar transmission line / Coplanar transmission line / Slow wave transmission line |
| Paper # | CPM2018-88,ICD2018-49,IE2018-67 |
| Date of Issue | 2018-11-28 (CPM, ICD, IE) |
| Conference Information | |
| Committee | VLD / DC / CPSY / RECONF / CPM / ICD / IE / IPSJ-SLDM / IPSJ-EMB / IPSJ-ARC |
|---|---|
| Conference Date | 2018/12/5(3days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Satellite Campus Hiroshima |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Design Gaia 2018 -New Field of VLSI Design- |
| Chair | Noriyuki Minegishi(Mitsubishi Electric) / Satoshi Fukumoto(Tokyo Metropolitan Univ.) / Koji Nakano(Hiroshima Univ.) / Masato Motomura(Hokkaido Univ.) / Fumihiko Hirose(Yamagata Univ.) / Hideto Hidaka(Renesas) / Takayuki Hamamoto(Tokyo Univ. of Science) / Yutaka Tamiya(Fujitsu Laboratories) / 渡辺 晴美(東海大) / 井上 弘士(九大) |
| Vice Chair | Nozomu Togawa(Waseda Univ.) / Hiroshi Takahashi(Ehime Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Takashi Miyoshi(Fujitsu) / Yuichiro Shibata(Nagasaki Univ.) / Kentaro Sano(RIKEN) / Mayumi Takeyama(Kitami Inst. of Tech.) / Makoto Nagata(Kobe Univ.) / Hideaki Kimata(NTT) / Kazuya Kodama(NII) |
| Secretary | Nozomu Togawa(NTT) / Hiroshi Takahashi(Aizu Univ.) / Hidetsugu Irie(Tokyo Inst. of Tech.) / Takashi Miyoshi(Nihon Univ.) / Yuichiro Shibata(Utsunomiya Univ.) / Kentaro Sano(Hokkaido Univ.) / Mayumi Takeyama(Hiroshima City Univ.) / Makoto Nagata(e-trees.Japan) / Hideaki Kimata(Toyohashi Univ. of Tech.) / Kazuya Kodama(NTT) / (Panasonic) / (Tohoku Univ.) / (KDDI Research) |
| Assistant | / / Yasuaki Ito(Hiroshima Univ.) / Tomoaki Tsumura(Nagoya Inst. of Tech.) / Yuuki Kobayashi(NEC) / Hiroki Nakahara(Tokyo Inst. of Tech.) / Yasuo Kimura(Tokyo Univ. of Tech.) / Hideki Nakazawa(Hirosaki Univ.) / Tomoaki Terasako(Ehime Univ.) / Hiroyuki Ito(Tokyo Inst. of Tech.) / Masatoshi Tsuge(Socionext) / Tetsuya Hirose(Kobe Univ.) / Kazuya Hayase(NTT) / Yasutaka Matsuo(NHK) / Hiroe Iwasaki(NTT) |
| Paper Information | |
| Registration To | Technical Committee on VLSI Design Technologies / Technical Committee on Dependable Computing / Technical Committee on Computer Systems / Technical Committee on Reconfigurable Systems / Technical Committee on Component Parts and Materials / Technical Committee on Integrated Circuits and Devices / Technical Committee on Image Engineering / Special Interest Group on System and LSI Design Methodology / Special Interest Group on Embedded Systems / Special Interest Group on System Architecture |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Design guideline of ground structure in slow wave transmission line |
| Sub Title (in English) | |
| Keyword(1) | CMOS |
| Keyword(2) | Millimeter wave |
| Keyword(3) | Ground coplanar transmission line |
| Keyword(4) | Coplanar transmission line |
| Keyword(5) | Slow wave transmission line |
| 1st Author's Name | Tomohiro Kobayashi |
| 1st Author's Affiliation | Hiroshima University(Hiroshima Univ) |
| 2nd Author's Name | Syuhei Amakawa |
| 2nd Author's Affiliation | Hiroshima University(Hiroshima Univ) |
| 3rd Author's Name | Takeshi Yoshida |
| 3rd Author's Affiliation | Hiroshima University(Hiroshima Univ) |
| 4th Author's Name | Minoru Fujishima |
| 4th Author's Affiliation | Hiroshima University(Hiroshima Univ) |
| Date | 2018-12-06 |
| Paper # | CPM2018-88,ICD2018-49,IE2018-67 |
| Volume (vol) | vol.118 |
| Number (no) | CPM-336,ICD-337,IE-338 |
| Page | pp.pp.3-7(CPM), pp.3-7(ICD), pp.3-7(IE), |
| #Pages | 5 |
| Date of Issue | 2018-11-28 (CPM, ICD, IE) |