| Presentation | 2018-01-26 On a Development and introduction of Program Logic Verification Method based on Japanese Patent PA4958574 Hideaki Okazaki, Kunio Takai, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In this report, we introduce the program logic verification method, from the viewpoint of mathematical dynamical systems, based on PA4958574 which can verify software bugs that are so difficult to be found by using ordinary test-data, and logic checks. we also describe how to develop the verification method. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Japanese Patent / Program Logic Verification Method |
| Paper # | CAS2017-122,ICTSSL2017-49 |
| Date of Issue | 2018-01-18 (CAS, ICTSSL) |
| Conference Information | |
| Committee | ICTSSL / CAS |
|---|---|
| Conference Date | 2018/1/25(2days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Kikai-Shinko-Kaikan Bldg. |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Student Session, etc. |
| Chair | Kazunori Okada(NICT) / Mitsuru Hiraki(Renesas) |
| Vice Chair | Hiroshi Tamura(Chuo Univ.) / Keisuke Nakano(Niigata Univ.) / Hideaki Okazaki(Shonan Inst. of Tech.) |
| Secretary | Hiroshi Tamura(NTT DoCoMo) / Keisuke Nakano(Shizuoka Univ.) / Hideaki Okazaki(Renesas) |
| Assistant | Shosuke Sato(Tohoku Univ.) / Tomotaka Wada(Kansai Univ.) / Kazuyuki Miyakita(Niigata Univ.) / Yohei Nakamura(Hitachi) |
| Paper Information | |
| Registration To | Technical Committee on Information and Communication Technologies for Safe and Secure Life / Technical Committee on Circuits and Systems |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | On a Development and introduction of Program Logic Verification Method based on Japanese Patent PA4958574 |
| Sub Title (in English) | * |
| Keyword(1) | Japanese Patent |
| Keyword(2) | Program Logic Verification Method |
| 1st Author's Name | Hideaki Okazaki |
| 1st Author's Affiliation | Shonan Institute of Technology(SIT) |
| 2nd Author's Name | Kunio Takai |
| 2nd Author's Affiliation | Takai Builders(TB) |
| Date | 2018-01-26 |
| Paper # | CAS2017-122,ICTSSL2017-49 |
| Volume (vol) | vol.117 |
| Number (no) | CAS-400,ICTSSL-401 |
| Page | pp.pp.63-68(CAS), pp.63-68(ICTSSL), |
| #Pages | 6 |
| Date of Issue | 2018-01-18 (CAS, ICTSSL) |