Presentation 2017-12-14
Noise of Digital-Based Analog Rail-to-Rail Amplifier due to Internal Path Delays
Hirotoshi Suzuki, Kazuyuki Wada,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Digital-Based Analog Amplifiers have been proposed for bringing the benefits by miniaturization of technology node to analog circuits.In this paper, it is revealed that delay difference between two paths of quantized inputs affects output as adding white noise and a new structure is proposed.Suppression of output noise on the proposed circuit is confirmed by simulation.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) differential circuit / logic gate / white noise
Paper # CAS2017-80,ICD2017-68,CPSY2017-77
Date of Issue 2017-12-07 (CAS, ICD, CPSY)

Conference Information
Committee ICD / CPSY / CAS
Conference Date 2017/12/14(2days)
Place (in Japanese) (See Japanese page)
Place (in English) Art Hotel Ishigakijima
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair Hideto Hidaka(Renesas) / Koji Nakano(Hiroshima Univ.) / Mitsuru Hiraki(Renesas)
Vice Chair Makoto Nagata(Kobe Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Takashi Miyoshi(Fujitsu) / Hideaki Okazaki(Shonan Inst. of Tech.)
Secretary Makoto Nagata(Univ. of Tokyo) / Hidetsugu Irie(Panasonic) / Takashi Miyoshi(Utsunomiya Univ.) / Hideaki Okazaki(Hokkaido Univ.)
Assistant Masanori Natsui(Tohoku Univ.) / Masatoshi Tsuge(Socionext) / Hiroyuki Ito(Tokyo Inst. of Tech.) / Pham Konkuha(Univ. of Electro-Comm.) / Yasuaki Ito(Hiroshima Univ.) / Tomoaki Tsumura(Nagoya Inst. of Tech.) / Yohei Nakamura(Hitachi)

Paper Information
Registration To Technical Committee on Integrated Circuits and Devices / Technical Committee on Computer Systems / Technical Committee on Circuits and Systems
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Noise of Digital-Based Analog Rail-to-Rail Amplifier due to Internal Path Delays
Sub Title (in English)
Keyword(1) differential circuit
Keyword(2) logic gate
Keyword(3) white noise
1st Author's Name Hirotoshi Suzuki
1st Author's Affiliation Meiji Universuty(Meiji Univ)
2nd Author's Name Kazuyuki Wada
2nd Author's Affiliation Meiji Universuty(Meiji Univ)
Date 2017-12-14
Paper # CAS2017-80,ICD2017-68,CPSY2017-77
Volume (vol) vol.117
Number (no) CAS-343,ICD-344,CPSY-345
Page pp.pp.85-89(CAS), pp.85-89(ICD), pp.85-89(CPSY),
#Pages 5
Date of Issue 2017-12-07 (CAS, ICD, CPSY)