Presentation 2017-12-07
Plasmonic halfadder with mode conversion of surface plasmon
Tomohiro Hirano, Masashi Ota, Ryo Watanabe, Yuya Ishii, Mitsuo Fukuda,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Surface plasmon polaritons (SPPs) can be used as signal carriers in high speed and highly integrated logic gates and we have already reported a plasmonic half-adder comprised of two multi-mode interferometers. In this report, half-adder is scaled down to about 60% by employing a tapered mode conversion waveguide. The ON/OFF ratios of the half-adder is calculated to be 15.2 dB for XOR gate and 9.1 dB for AND gate by electromagnetic field analyses and experimentally monitored to be 6.8 dB for XOR gate and 3.82 dB for AND gate using a scanning near-field optical microscope.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Surface Plasmon Polaritons / Multimode Interferometer / Plasmonic logic gates / Mode Conversion
Paper # OPE2017-89
Date of Issue 2017-11-30 (OPE)

Conference Information
Committee OPE
Conference Date 2017/12/7(2days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair Kazutoshi Kato(Kyushu Univ.)
Vice Chair Kouki Sato(Furukawa Electric Industries)
Secretary Kouki Sato(NTT)
Assistant Takuo Tanemura(Univ. of Tokyo) / Naokatsu Yamamoto(NICT)

Paper Information
Registration To Technical Committee on OptoElectronics
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Plasmonic halfadder with mode conversion of surface plasmon
Sub Title (in English)
Keyword(1) Surface Plasmon Polaritons
Keyword(2) Multimode Interferometer
Keyword(3) Plasmonic logic gates
Keyword(4) Mode Conversion
1st Author's Name Tomohiro Hirano
1st Author's Affiliation Toyohashi University of Technology(Toyohashi Tech.)
2nd Author's Name Masashi Ota
2nd Author's Affiliation Toyohashi University of Technology(Toyohashi Tech.)
3rd Author's Name Ryo Watanabe
3rd Author's Affiliation Toyohashi University of Technology(Toyohashi Tech.)
4th Author's Name Yuya Ishii
4th Author's Affiliation Toyohashi University of Technology(Toyohashi Tech.)
5th Author's Name Mitsuo Fukuda
5th Author's Affiliation Toyohashi University of Technology(Toyohashi Tech.)
Date 2017-12-07
Paper # OPE2017-89
Volume (vol) vol.117
Number (no) OPE-339
Page pp.pp.1-4(OPE),
#Pages 4
Date of Issue 2017-11-30 (OPE)