Presentation 2017-11-07
Performance Evaluation Three Dimensional FPGA Architecture with Face-down Stacking
Keishiro Akashi, Motoki Amagasaki, Qian Zhao, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In recent years,Three-dimensional (3D) field-programmable gate arrays(FPGAs) are expected to offer higher logic density as well as improved delay in a method different from process shrinking.However, because through-silicon-vias (TSVs) for conventional 3D FPGA interlayer connections have a large area overhead,there is a trade-off between connectivity and small size.In this paper,we compare 2D-FPGA and the architecture that we proposed and evaluate delay,power and area.According to our results,a 2-layer 3D FPGA is excellent in speed and power, and a 4-layer 3D FPGA is best in terms of area.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) 3D-FPGA / Face-down stacking / Face-up stacking
Paper # RECONF2017-42
Date of Issue 2017-10-30 (RECONF)

Conference Information
Committee VLD / DC / CPSY / RECONF / CPM / ICD / IE / IPSJ-SLDM / IPSJ-EMB / IPSJ-ARC
Conference Date 2017/11/6(3days)
Place (in Japanese) (See Japanese page)
Place (in English) Kumamoto-Kenminkouryukan Parea
Topics (in Japanese) (See Japanese page)
Topics (in English) Design Gaia 2017 -New Field of VLSI Design-
Chair Hiroyuki Ochi(Ritsumeikan Univ.) / Michiko Inoue(NAIST) / Koji Nakano(Hiroshima Univ.) / Masato Motomura(Hokkaido Univ.) / Fumihiko Hirose(Yamagata Univ.) / Hideto Hidaka(Renesas) / Takayuki Hamamoto(Tokyo Univ. of Science) / Kiyoharu Hamaguchi(Shimane Univ.) / 渡辺 晴美(東海大) / Masahiro Goshima(NII)
Vice Chair Noriyuki Minegishi(Mitsubishi Electric) / Satoshi Fukumoto(Tokyo Metropolitan Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Takashi Miyoshi(Fujitsu) / Yuichiro Shibata(Nagasaki Univ.) / Kentaro Sano(Tohoku Univ.) / Mayumi Takeyama(Kitami Inst. of Tech.) / Makoto Nagata(Kobe Univ.) / Kazuya Kodama(NII) / Hideaki Kimata(NTT)
Secretary Noriyuki Minegishi(Hiroshima City Univ.) / Satoshi Fukumoto(NTT) / Hidetsugu Irie(Kyoto Sangyo Univ.) / Takashi Miyoshi(Tokyo Inst. of Tech.) / Yuichiro Shibata(Utsunomiya Univ.) / Kentaro Sano(Hokkaido Univ.) / Mayumi Takeyama(Hiroshima City Univ.) / Makoto Nagata(e-trees.Japan) / Kazuya Kodama(Nihon Univ.) / Hideaki Kimata(Toyohashi Univ. of Tech.) / (Univ. of Tokyo) / (Panasonic) / (Nagoya Univ.)
Assistant / Masayuki Arai(Nihon Univ.) / Yasuaki Ito(Hiroshima Univ.) / Tomoaki Tsumura(Nagoya Inst. of Tech.) / Yuuki Kobayashi(NEC) / Hiroki Nakahara(Tokyo Inst. of Tech.) / Yuichi Akage(NTT) / Masanori Natsui(Tohoku Univ.) / Masatoshi Tsuge(Socionext) / Hiroyuki Ito(Tokyo Inst. of Tech.) / Pham Konkuha(Univ. of Electro-Comm.) / Yasutaka Matsuo(NHK) / Kazuya Hayase(NTT)

Paper Information
Registration To Technical Committee on VLSI Design Technologies / Technical Committee on Dependable Computing / Technical Committee on Computer Systems / Technical Committee on Reconfigurable Systems / Technical Committee on Component Parts and Materials / Technical Committee on Integrated Circuits and Devices / Technical Committee on Image Engineering / Special Interest Group on System and LSI Design Methodology / Special Interest Group on Embedded Systems / Special Interest Group on System Architecture
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Performance Evaluation Three Dimensional FPGA Architecture with Face-down Stacking
Sub Title (in English)
Keyword(1) 3D-FPGA
Keyword(2) Face-down stacking
Keyword(3) Face-up stacking
1st Author's Name Keishiro Akashi
1st Author's Affiliation Kumamoto University(Kumamoto Univ)
2nd Author's Name Motoki Amagasaki
2nd Author's Affiliation Kumamoto University(Kumamoto Univ)
3rd Author's Name Qian Zhao
3rd Author's Affiliation Kumamoto University(Kumamoto Univ)
4th Author's Name Masahiro Iida
4th Author's Affiliation Kumamoto University(Kumamoto Univ)
5th Author's Name Morihiro Kuga
5th Author's Affiliation Kumamoto University(Kumamoto Univ)
6th Author's Name Toshinori Sueyoshi
6th Author's Affiliation Kumamoto University(Kumamoto Univ)
Date 2017-11-07
Paper # RECONF2017-42
Volume (vol) vol.117
Number (no) RECONF-279
Page pp.pp.31-36(RECONF),
#Pages 6
Date of Issue 2017-10-30 (RECONF)