| Presentation | 2017-11-06 FPGA Implementation of Pattern Matching of PCRE for NIDS and its Acceleration and Memory Saving Masahiro Fukuda, Yasushi Inoguchi, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In this paper, we explain about a development of a tool to automatically generate a circuit for pattern matching of Perl Compatible Regular Expressions (PCREs) in Snort rule set which is used for Network-based Intrusion Detection System (NIDS). The generated circuit consists of many State Transition Elements (STEs) and so on and one state transition corresponds to one STE. Our proposed method named Single-STE eliminates memory resource without harming the function of Full-STE of a previous research by using a combinational circuit which can recognize character classes. We still does not support back reference and so on yet, but processing multiple input symbols is theoretically possible. We applied our method to Snort 2.9.9.0 rule set, and successfully removed the use of BRAM compared with a previous research, so that it eliminated the bottleneck of the high parallelization. And the deterioration of the slack was only 0.242ns, so it is expected to be parallelization in the future. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Field-Programmable Gate Array / Snort / Perl Compatible Regular Expression |
| Paper # | RECONF2017-37 |
| Date of Issue | 2017-10-30 (RECONF) |
| Conference Information | |
| Committee | VLD / DC / CPSY / RECONF / CPM / ICD / IE / IPSJ-SLDM / IPSJ-EMB / IPSJ-ARC |
|---|---|
| Conference Date | 2017/11/6(3days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Kumamoto-Kenminkouryukan Parea |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Design Gaia 2017 -New Field of VLSI Design- |
| Chair | Hiroyuki Ochi(Ritsumeikan Univ.) / Michiko Inoue(NAIST) / Koji Nakano(Hiroshima Univ.) / Masato Motomura(Hokkaido Univ.) / Fumihiko Hirose(Yamagata Univ.) / Hideto Hidaka(Renesas) / Takayuki Hamamoto(Tokyo Univ. of Science) / Kiyoharu Hamaguchi(Shimane Univ.) / 渡辺 晴美(東海大) / Masahiro Goshima(NII) |
| Vice Chair | Noriyuki Minegishi(Mitsubishi Electric) / Satoshi Fukumoto(Tokyo Metropolitan Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Takashi Miyoshi(Fujitsu) / Yuichiro Shibata(Nagasaki Univ.) / Kentaro Sano(Tohoku Univ.) / Mayumi Takeyama(Kitami Inst. of Tech.) / Makoto Nagata(Kobe Univ.) / Kazuya Kodama(NII) / Hideaki Kimata(NTT) |
| Secretary | Noriyuki Minegishi(Hiroshima City Univ.) / Satoshi Fukumoto(NTT) / Hidetsugu Irie(Kyoto Sangyo Univ.) / Takashi Miyoshi(Tokyo Inst. of Tech.) / Yuichiro Shibata(Utsunomiya Univ.) / Kentaro Sano(Hokkaido Univ.) / Mayumi Takeyama(Hiroshima City Univ.) / Makoto Nagata(e-trees.Japan) / Kazuya Kodama(Nihon Univ.) / Hideaki Kimata(Toyohashi Univ. of Tech.) / (Univ. of Tokyo) / (Panasonic) / (Nagoya Univ.) |
| Assistant | / Masayuki Arai(Nihon Univ.) / Yasuaki Ito(Hiroshima Univ.) / Tomoaki Tsumura(Nagoya Inst. of Tech.) / Yuuki Kobayashi(NEC) / Hiroki Nakahara(Tokyo Inst. of Tech.) / Yuichi Akage(NTT) / Masanori Natsui(Tohoku Univ.) / Masatoshi Tsuge(Socionext) / Hiroyuki Ito(Tokyo Inst. of Tech.) / Pham Konkuha(Univ. of Electro-Comm.) / Yasutaka Matsuo(NHK) / Kazuya Hayase(NTT) |
| Paper Information | |
| Registration To | Technical Committee on VLSI Design Technologies / Technical Committee on Dependable Computing / Technical Committee on Computer Systems / Technical Committee on Reconfigurable Systems / Technical Committee on Component Parts and Materials / Technical Committee on Integrated Circuits and Devices / Technical Committee on Image Engineering / Special Interest Group on System and LSI Design Methodology / Special Interest Group on Embedded Systems / Special Interest Group on System Architecture |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | FPGA Implementation of Pattern Matching of PCRE for NIDS and its Acceleration and Memory Saving |
| Sub Title (in English) | |
| Keyword(1) | Field-Programmable Gate Array |
| Keyword(2) | Snort |
| Keyword(3) | Perl Compatible Regular Expression |
| 1st Author's Name | Masahiro Fukuda |
| 1st Author's Affiliation | Japan Advanced Institute of Science and Technology(JAIST) |
| 2nd Author's Name | Yasushi Inoguchi |
| 2nd Author's Affiliation | Japan Advanced Institute of Science and Technology(JAIST) |
| Date | 2017-11-06 |
| Paper # | RECONF2017-37 |
| Volume (vol) | vol.117 |
| Number (no) | RECONF-279 |
| Page | pp.pp.1-6(RECONF), |
| #Pages | 6 |
| Date of Issue | 2017-10-30 (RECONF) |