Presentation 2017-11-07
A Study of Pipelined Hardware Design of Matrix Inversion for Signal Separation in MIMO-OFDM Wireless Communication
Takashi Imagawa, Takahiro Ikeshita, Hiroshi Tsutsui, Yoshikazu Miyanaga,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) With the increase in the number of MIMO streams and OFDM subcarriers for high-speed wireless communication, the amount of computation required for signal separation is rapidly increasing. In representative method of signal separation, such as MMSE, ZF and SIC, the implementation of matrix inversion has a great impact on processing time and bit error rate. This paper studies a pipelined hardware design of matrix inversion based on Strassen algorithm and floating-point number arithmetic. The results of logic synthesis and simulation show that the throughput can be improved efficiently against the increase of the circuit resources induced by pipelining.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Strssen algorithm / MMSE / pipeline / floating point number operation
Paper # VLD2017-45,DC2017-51
Date of Issue 2017-10-30 (VLD, DC)

Conference Information
Committee VLD / DC / CPSY / RECONF / CPM / ICD / IE / IPSJ-SLDM / IPSJ-EMB / IPSJ-ARC
Conference Date 2017/11/6(3days)
Place (in Japanese) (See Japanese page)
Place (in English) Kumamoto-Kenminkouryukan Parea
Topics (in Japanese) (See Japanese page)
Topics (in English) Design Gaia 2017 -New Field of VLSI Design-
Chair Hiroyuki Ochi(Ritsumeikan Univ.) / Michiko Inoue(NAIST) / Koji Nakano(Hiroshima Univ.) / Masato Motomura(Hokkaido Univ.) / Fumihiko Hirose(Yamagata Univ.) / Hideto Hidaka(Renesas) / Takayuki Hamamoto(Tokyo Univ. of Science) / Kiyoharu Hamaguchi(Shimane Univ.) / 渡辺 晴美(東海大) / Masahiro Goshima(NII)
Vice Chair Noriyuki Minegishi(Mitsubishi Electric) / Satoshi Fukumoto(Tokyo Metropolitan Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Takashi Miyoshi(Fujitsu) / Yuichiro Shibata(Nagasaki Univ.) / Kentaro Sano(Tohoku Univ.) / Mayumi Takeyama(Kitami Inst. of Tech.) / Makoto Nagata(Kobe Univ.) / Kazuya Kodama(NII) / Hideaki Kimata(NTT)
Secretary Noriyuki Minegishi(Hiroshima City Univ.) / Satoshi Fukumoto(NTT) / Hidetsugu Irie(Kyoto Sangyo Univ.) / Takashi Miyoshi(Tokyo Inst. of Tech.) / Yuichiro Shibata(Utsunomiya Univ.) / Kentaro Sano(Hokkaido Univ.) / Mayumi Takeyama(Hiroshima City Univ.) / Makoto Nagata(e-trees.Japan) / Kazuya Kodama(Nihon Univ.) / Hideaki Kimata(Toyohashi Univ. of Tech.) / (Univ. of Tokyo) / (Panasonic) / (Nagoya Univ.)
Assistant / Masayuki Arai(Nihon Univ.) / Yasuaki Ito(Hiroshima Univ.) / Tomoaki Tsumura(Nagoya Inst. of Tech.) / Yuuki Kobayashi(NEC) / Hiroki Nakahara(Tokyo Inst. of Tech.) / Yuichi Akage(NTT) / Masanori Natsui(Tohoku Univ.) / Masatoshi Tsuge(Socionext) / Hiroyuki Ito(Tokyo Inst. of Tech.) / Pham Konkuha(Univ. of Electro-Comm.) / Yasutaka Matsuo(NHK) / Kazuya Hayase(NTT)

Paper Information
Registration To Technical Committee on VLSI Design Technologies / Technical Committee on Dependable Computing / Technical Committee on Computer Systems / Technical Committee on Reconfigurable Systems / Technical Committee on Component Parts and Materials / Technical Committee on Integrated Circuits and Devices / Technical Committee on Image Engineering / Special Interest Group on System and LSI Design Methodology / Special Interest Group on Embedded Systems / Special Interest Group on System Architecture
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Study of Pipelined Hardware Design of Matrix Inversion for Signal Separation in MIMO-OFDM Wireless Communication
Sub Title (in English)
Keyword(1) Strssen algorithm
Keyword(2) MMSE
Keyword(3) pipeline
Keyword(4) floating point number operation
1st Author's Name Takashi Imagawa
1st Author's Affiliation Ritsumeikan University(Ritsumeikan Univ.)
2nd Author's Name Takahiro Ikeshita
2nd Author's Affiliation Hokkaido University(Hokkaido Univ.)
3rd Author's Name Hiroshi Tsutsui
3rd Author's Affiliation Hokkaido University(Hokkaido Univ.)
4th Author's Name Yoshikazu Miyanaga
4th Author's Affiliation Hokkaido University(Hokkaido Univ.)
Date 2017-11-07
Paper # VLD2017-45,DC2017-51
Volume (vol) vol.117
Number (no) VLD-273,DC-274
Page pp.pp.105-108(VLD), pp.105-108(DC),
#Pages 4
Date of Issue 2017-10-30 (VLD, DC)