| Presentation | 2017-03-02 [Poster Presentation] NLMS algorithm using shift operation Takumi Miyake, Yoshinobu Kajikawa, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In the field of digital signal processing, an FPGA that can perform parallel processing and has a high calculation speed attracts attention. When implementing the NLMS algorithm, which is one of common algorithms in the adaptive signal processing, as a logic circuit system using FPGA, the circuit scale increases due to the division operation of the normalization part. We have already proposed a shift NLMS algorithm that approximates the division operation as a bit shift operation. In this paper, we compare convergence characteristics of general NLMS algorithm and NLMS algorithm using shift operation and discuss its convergence condition. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Adaptive digital signal processing / NLMS algorithm / FPGA / Logic circuit system |
| Paper # | EA2016-129,SIP2016-184,SP2016-124 |
| Date of Issue | 2017-02-22 (EA, SIP, SP) |
| Conference Information | |
| Committee | SP / SIP / EA |
|---|---|
| Conference Date | 2017/3/1(2days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Okinawa Industry Support Center |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Speech, Engineering/Electro Acoustics, Signal Processing, and Related Topics |
| Chair | Kazunori Mano(Shibaura Inst. of Tech.) / Makoto Nakashizuka(Chiba Inst. of Tech.) / Mitsunori Mizumachi(Kyushu Inst. of Tech.) |
| Vice Chair | Hiroki Mori(Utsunomiya Univ.) / Masahiro Okuda(Univ. of Kitakyushu) / Shogo Muramatsu(Niigata Univ.) / Yoichi Haneda(Univ. of Electro-Comm.) / Suehiro Shimauchi(NTT) |
| Secretary | Hiroki Mori(Kobe Univ.) / Masahiro Okuda(Shizuoka Univ.) / Shogo Muramatsu(Ritsumeikan Univ.) / Yoichi Haneda(Chiba Inst. of Tech.) / Suehiro Shimauchi(KDDI R&D Labs.) |
| Assistant | Taichi Asami(NTT) / Kei Hashimoto(Nagoya Inst. of Tech.) / Osamu Watanabe(Takushoku Univ.) / Shigeto Takeoka(Shizuoka Inst. of Science and Tech.) / TREVINO Jorge(Tohoku Univ.) |
| Paper Information | |
| Registration To | Technical Committee on Speech / Technical Committee on Signal Processing / Technical Committee on Engineering Acoustics |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | [Poster Presentation] NLMS algorithm using shift operation |
| Sub Title (in English) | |
| Keyword(1) | Adaptive digital signal processing |
| Keyword(2) | NLMS algorithm |
| Keyword(3) | FPGA |
| Keyword(4) | Logic circuit system |
| 1st Author's Name | Takumi Miyake |
| 1st Author's Affiliation | Kansai University(Kansai Univ.) |
| 2nd Author's Name | Yoshinobu Kajikawa |
| 2nd Author's Affiliation | Kansai University(Kansai Univ.) |
| Date | 2017-03-02 |
| Paper # | EA2016-129,SIP2016-184,SP2016-124 |
| Volume (vol) | vol.116 |
| Number (no) | EA-475,SIP-476,SP-477 |
| Page | pp.pp.267-270(EA), pp.267-270(SIP), pp.267-270(SP), |
| #Pages | 4 |
| Date of Issue | 2017-02-22 (EA, SIP, SP) |