Presentation 2016-11-29
Ultra Low Power Reconfigurable Accelerator CC-SOTB2
Koichiro Masuyama, Naoki Ando, Yusuke Matsushita, Hayate Okuhara, Hideharu Amano,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Cool mega array (CMA) is a low power coarse-grained reconfigurable accelerator developed using silicon on thin BOX (SOTB). It's a chip for mounting in wearable devices and IoT which has been developed recently. This time, we report on implementation and evaluation of CMA-Cube-SOTB 2 (CC-SOTB2) which is a new version of CMA developed for 3D stacked chip. CMA architecture consists of a large scale processing element (PE) array, a microcontroller for managing data transfer, and a data memory. In CC-SOTB2, power consumption was reduced by optimizing the direct link connecting each PE. We also implemented a variable pipeline in the PE array. This realized performance optimization and reduction of extra power consumption by glitch propagation. As a result, the power efficiency improved by 18% compared with the previous version CC-SOTB.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) reconfigurable / accelerator / CGRA / low power / SOTB / body bias control
Paper # VLD2016-54,DC2016-48
Date of Issue 2016-11-21 (VLD, DC)

Conference Information
Committee VLD / DC / CPSY / RECONF / CPM / ICD / IE
Conference Date 2016/11/28(3days)
Place (in Japanese) (See Japanese page)
Place (in English) Ritsumeikan University, Osaka Ibaraki Campus
Topics (in Japanese) (See Japanese page)
Topics (in English) Design Gaia 2016 -New Field of VLSI Design-
Chair Takashi Takenana(NEC) / Michiko Inoue(NAIST) / Yasuhiko Nakashima(NAIST) / Minoru Watanabe(Shizuoka Univ.) / Satoru Noge(Numazu National College of Tech.) / Minoru Fujishima(Hiroshima Univ.) / Seishi Takamura(NTT)
Vice Chair Hiroyuki Ochi(Ritsumeikan Univ.) / Satoshi Fukumoto(Tokyo Metropolitan Univ.) / Koji Nakano(Hiroshima Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Masato Motomura(Hokkaido Univ.) / Yuichiro Shibata(Nagasaki Univ.) / Fumihiko Hirose(Yamagata Univ.) / Hideto Hidaka(Renesas) / Takayuki Hamamoto(Tokyo Univ. of Science) / Atsuro Ichigaya(NHK)
Secretary Hiroyuki Ochi(Fujitsu Labs.) / Satoshi Fukumoto(Hiroshima City Univ.) / Koji Nakano(Kyoto Sangyo Univ.) / Hidetsugu Irie(Tokyo Inst. of Tech.) / Masato Motomura(Fujitsu Labs.) / Yuichiro Shibata(NII) / Fumihiko Hirose(Univ. of Tsukuba) / Hideto Hidaka(Hiroshima City Univ.) / Takayuki Hamamoto(NTT) / Atsuro Ichigaya(Nihon Univ.)
Assistant Parizy Matthieu(Fujitsu Labs.) / / Takeshi Ohkawa(Utsunomiya Univ.) / Shinya Takameda(NAIST) / Takefumi Miyoshi(e-trees.Japan) / Yuuki Kobayashi(NEC) / Takashi Sakamoto(NTT) / Yuichi Nakamura(Toyohashi Univ. of Tech.) / Takashi Hashimoto(Panasonic) / Masanori Natsui(Tohoku Univ.) / Hiroyuki Ito(Tokyo Inst. of Tech.) / Pham Konkuha(Univ. of Electro-Comm.) / Kei Kawamura(KDDI R&D Labs.) / Keita Takahashi(Nagoya Univ.)

Paper Information
Registration To Technical Committee on VLSI Design Technologies / Technical Committee on Dependable Computing / Technical Committee on Computer Systems / Technical Committee on Reconfigurable Systems / Technical Committee on Component Parts and Materials / Technical Committee on Integrated Circuits and Devices / Technical Committee on Image Engineering
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Ultra Low Power Reconfigurable Accelerator CC-SOTB2
Sub Title (in English)
Keyword(1) reconfigurable
Keyword(2) accelerator
Keyword(3) CGRA
Keyword(4) low power
Keyword(5) SOTB
Keyword(6) body bias control
1st Author's Name Koichiro Masuyama
1st Author's Affiliation Keio University(Keio Univ.)
2nd Author's Name Naoki Ando
2nd Author's Affiliation Keio University(Keio Univ.)
3rd Author's Name Yusuke Matsushita
3rd Author's Affiliation Keio University(Keio Univ.)
4th Author's Name Hayate Okuhara
4th Author's Affiliation Keio University(Keio Univ.)
5th Author's Name Hideharu Amano
5th Author's Affiliation Keio University(Keio Univ.)
Date 2016-11-29
Paper # VLD2016-54,DC2016-48
Volume (vol) vol.116
Number (no) VLD-330,DC-331
Page pp.pp.61-66(VLD), pp.61-66(DC),
#Pages 6
Date of Issue 2016-11-21 (VLD, DC)