Presentation | 2016-11-30 A study on verification method of stochastic flash A/D converter with FPGA Shodai Isami, Toshimasa Matsuoka, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | In a stochastic flash analog-to-digital converter utilizing a mismatch in device characteristics, system verification method in FPGA emulation is proposed by replacing comparators for comparing an analog input to ones for comparing the digital input. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | Stochastic flash analog-to-digital converter / analog-to-digital converter / FPGA |
Paper # | CPM2016-88,ICD2016-49,IE2016-83 |
Date of Issue | 2016-11-22 (CPM, ICD, IE) |
Conference Information | |
Committee | VLD / DC / CPSY / RECONF / CPM / ICD / IE |
---|---|
Conference Date | 2016/11/28(3days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | Ritsumeikan University, Osaka Ibaraki Campus |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | Design Gaia 2016 -New Field of VLSI Design- |
Chair | Takashi Takenana(NEC) / Michiko Inoue(NAIST) / Yasuhiko Nakashima(NAIST) / Minoru Watanabe(Shizuoka Univ.) / Satoru Noge(Numazu National College of Tech.) / Minoru Fujishima(Hiroshima Univ.) / Seishi Takamura(NTT) |
Vice Chair | Hiroyuki Ochi(Ritsumeikan Univ.) / Satoshi Fukumoto(Tokyo Metropolitan Univ.) / Koji Nakano(Hiroshima Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Masato Motomura(Hokkaido Univ.) / Yuichiro Shibata(Nagasaki Univ.) / Fumihiko Hirose(Yamagata Univ.) / Hideto Hidaka(Renesas) / Takayuki Hamamoto(Tokyo Univ. of Science) / Atsuro Ichigaya(NHK) |
Secretary | Hiroyuki Ochi(Fujitsu Labs.) / Satoshi Fukumoto(Hiroshima City Univ.) / Koji Nakano(Kyoto Sangyo Univ.) / Hidetsugu Irie(Tokyo Inst. of Tech.) / Masato Motomura(Fujitsu Labs.) / Yuichiro Shibata(NII) / Fumihiko Hirose(Univ. of Tsukuba) / Hideto Hidaka(Hiroshima City Univ.) / Takayuki Hamamoto(NTT) / Atsuro Ichigaya(Nihon Univ.) |
Assistant | Parizy Matthieu(Fujitsu Labs.) / / Takeshi Ohkawa(Utsunomiya Univ.) / Shinya Takameda(NAIST) / Takefumi Miyoshi(e-trees.Japan) / Yuuki Kobayashi(NEC) / Takashi Sakamoto(NTT) / Yuichi Nakamura(Toyohashi Univ. of Tech.) / Takashi Hashimoto(Panasonic) / Masanori Natsui(Tohoku Univ.) / Hiroyuki Ito(Tokyo Inst. of Tech.) / Pham Konkuha(Univ. of Electro-Comm.) / Kei Kawamura(KDDI R&D Labs.) / Keita Takahashi(Nagoya Univ.) |
Paper Information | |
Registration To | Technical Committee on VLSI Design Technologies / Technical Committee on Dependable Computing / Technical Committee on Computer Systems / Technical Committee on Reconfigurable Systems / Technical Committee on Component Parts and Materials / Technical Committee on Integrated Circuits and Devices / Technical Committee on Image Engineering |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | A study on verification method of stochastic flash A/D converter with FPGA |
Sub Title (in English) | |
Keyword(1) | Stochastic flash analog-to-digital converter |
Keyword(2) | analog-to-digital converter |
Keyword(3) | FPGA |
1st Author's Name | Shodai Isami |
1st Author's Affiliation | Osaka University(Osaka Univ) |
2nd Author's Name | Toshimasa Matsuoka |
2nd Author's Affiliation | Osaka University(Osaka Univ) |
Date | 2016-11-30 |
Paper # | CPM2016-88,ICD2016-49,IE2016-83 |
Volume (vol) | vol.116 |
Number (no) | CPM-333,ICD-334,IE-335 |
Page | pp.pp.63-67(CPM), pp.63-67(ICD), pp.63-67(IE), |
#Pages | 5 |
Date of Issue | 2016-11-22 (CPM, ICD, IE) |