| Presentation | 2016-06-02 [Poster Presentation] Validation of Optimization Method of On-board RL Snubber According to Q Factor Naoki Kawata, Yusuke Yano, Kengo Iokibe, Yoshitaka Toyota, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We proposed RL snubber to damp resonance in power distribution network (PDN) for digital integrated circuits (ICs). RL snubber is a RL parallel circuit inserted on the power trace of PDN. A method to optimize the resistance and inductance of RL snubber was also proposed for maximizing damping effect. The optimization method, however, has not been evaluated quantitatively in terms of the amount of damping effect. In this report, the amount of damping effect of the RL snubber was evaluated according to the Q factor. As a result, the proposed method did not reduced the Q factor smaller than 5. Alternatively, a new formula was proposed and confirmed that it improved Q factor smaller than 3 and snubber resistance was improved closing to ideal one. Optimal parameters of on-board RL snubbers are, thus, able to be obtained according to the new formula. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Conducted EMI / Power bounce / Power distribution network / RL snubber / Resonance damping / Digital IC / Switching current |
| Paper # | EMCJ2016-27 |
| Date of Issue | 2016-05-26 (EMCJ) |
| Conference Information | |
| Committee | EMCJ / IEE-EMC / IEE-MAG |
|---|---|
| Conference Date | 2016/6/2(2days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | NTU, Taiwan |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | EMC Joint Workshop, 2016, Taipei |
| Chair | Hideaki Sone(Tohoku Univ.) / Ken Kawamata(Tohoku-gakuin Univ.) / Masahiro Yamaguchi(Tohoku Univ.) |
| Vice Chair | Osami Wada(Kyoto Univ.) |
| Secretary | Osami Wada(AIST) / (Hitachi Automotive Systems) / (Osaka Univ.) |
| Assistant | Yoshiki Kayano(Univ. of Electro-Comm.) / Yusaku Katsube(Hitachi) / Chie Sasaki(Panasonic) / Yu-ichi Hayashi(Tohoku-gakuin Univ.) / Keiju Yamada(Toshiba Co.) |
| Paper Information | |
| Registration To | Technical Committee on Electromagnetic Compatibility / Technical Meeting on Electromagnetic Compatibility / Technical Meeting on Magnetics |
|---|---|
| Language | ENG |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | [Poster Presentation] Validation of Optimization Method of On-board RL Snubber According to Q Factor |
| Sub Title (in English) | |
| Keyword(1) | Conducted EMI |
| Keyword(2) | Power bounce |
| Keyword(3) | Power distribution network |
| Keyword(4) | RL snubber |
| Keyword(5) | Resonance damping |
| Keyword(6) | Digital IC |
| Keyword(7) | Switching current |
| 1st Author's Name | Naoki Kawata |
| 1st Author's Affiliation | Okayama University(Okayama Univ.) |
| 2nd Author's Name | Yusuke Yano |
| 2nd Author's Affiliation | Okayama University(Okayama Univ.) |
| 3rd Author's Name | Kengo Iokibe |
| 3rd Author's Affiliation | Okayama University(Okayama Univ.) |
| 4th Author's Name | Yoshitaka Toyota |
| 4th Author's Affiliation | Okayama University(Okayama Univ.) |
| Date | 2016-06-02 |
| Paper # | EMCJ2016-27 |
| Volume (vol) | vol.116 |
| Number (no) | EMCJ-72 |
| Page | pp.pp.29-30(EMCJ), |
| #Pages | 2 |
| Date of Issue | 2016-05-26 (EMCJ) |