| Presentation | 2016-02-17 Reduction of open fault test pattern generation time by selection of adjacent lines for assigning logic value Kazui Fujitnai, Hiroyuki Yotsuyanagi, Masaki Hashizume, Yoshinobu Higami, Hiroshi Takahashi, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | As semiconductor technology is scaling down, open defects have often occurred at interconnect lines and vias. If logic value of an open fault is controlled by the coupling capacitances between the floating line and its adjacent lines, the open fault can be detected as a stack-at fault. A large-scale integrated circuit having many adjacent lines requires much test generation time. In this study, we propose a method for selecting adjacent lines when assigning logic values in test pattern generation for open faults to reduce computational time. We extract adjacent lines from the ISCAS89 benchmark and evaluate the effectiveness of the proposed method by using ATPG and fault simulator for detecting open faults considering the effects of its adjacent lines. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Open fault / Adjacent line / Open fault ATPG / Coupling capacitance |
| Paper # | DC2015-88 |
| Date of Issue | 2016-02-10 (DC) |
| Conference Information | |
| Committee | DC |
|---|---|
| Conference Date | 2016/2/17(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Kikai-Shinko-Kaikan Bldg. |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | VLSI Design and Test, etc. |
| Chair | Nobuyasu Kanekawa(Hitachi) |
| Vice Chair | Michiko Inoue(NAIST) |
| Secretary | Michiko Inoue(RTRI) |
| Assistant | |
| Paper Information | |
| Registration To | Technical Committee on Dependable Computing |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Reduction of open fault test pattern generation time by selection of adjacent lines for assigning logic value |
| Sub Title (in English) | |
| Keyword(1) | Open fault |
| Keyword(2) | Adjacent line |
| Keyword(3) | Open fault ATPG |
| Keyword(4) | Coupling capacitance |
| 1st Author's Name | Kazui Fujitnai |
| 1st Author's Affiliation | Tokushima University(Tokushima Univ.) |
| 2nd Author's Name | Hiroyuki Yotsuyanagi |
| 2nd Author's Affiliation | Tokushima University(Tokushima Univ.) |
| 3rd Author's Name | Masaki Hashizume |
| 3rd Author's Affiliation | Tokushima University(Tokushima Univ.) |
| 4th Author's Name | Yoshinobu Higami |
| 4th Author's Affiliation | Ehime University(Ehime Univ.) |
| 5th Author's Name | Hiroshi Takahashi |
| 5th Author's Affiliation | Ehime University(Ehime Univ.) |
| Date | 2016-02-17 |
| Paper # | DC2015-88 |
| Volume (vol) | vol.115 |
| Number (no) | DC-449 |
| Page | pp.pp.13-18(DC), |
| #Pages | 6 |
| Date of Issue | 2016-02-10 (DC) |