Presentation | 2016-01-21 Proposal of Majority Gate-Based Feedback Latches for AQFP Logic Naoki Tsuji, Naoki Takeuchi, Fumihiro China, Tatsuya Narama, Thomas Ortlepp, Yamanashi Yuki, Nobuyuki Yoshikawa, |
---|---|
PDF Download Page | ![]() |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | We have been developing the adiabatic quantum-flux-parametron (AQFP) as an ultra-low-power superconductor logic. Latches, which store logic data in logic circuits, are indispensable components in the realization of AQFP digital computing systems. Among them, feedback latches, which hold data by using a feedback loop, have advantages in terms of their wide operation margins. Their drawbacks are their large junction counts and long latency. Therefore, we propose a majority gate-based feedback latch for AQFP logic with a reduced number of junctions. We designed and fabricated the proposed AQFP latches, and experimentally confirmed their correct operations. The measured operation margins agree well with the simulation results. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | superconducting integrated circuits / QFP / adiabatic logic / latch / majority gates |
Paper # | SCE2015-39 |
Date of Issue | 2016-01-14 (SCE) |
Conference Information | |
Committee | SCE |
---|---|
Conference Date | 2016/1/21(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | Nobuyuki Yoshikawa(Yokohama National Univ.) |
Vice Chair | |
Secretary | (Yokohama National Univ.) |
Assistant | Hiroyuki Akaike(Nagoya Univ.) |
Paper Information | |
Registration To | Technical Committee on Superconductive Electronics |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | Proposal of Majority Gate-Based Feedback Latches for AQFP Logic |
Sub Title (in English) | |
Keyword(1) | superconducting integrated circuits |
Keyword(2) | QFP |
Keyword(3) | adiabatic logic |
Keyword(4) | latch |
Keyword(5) | majority gates |
1st Author's Name | Naoki Tsuji |
1st Author's Affiliation | Yokohama National University(Yokohama National Univ.) |
2nd Author's Name | Naoki Takeuchi |
2nd Author's Affiliation | Yokohama National University(Yokohama National Univ.) |
3rd Author's Name | Fumihiro China |
3rd Author's Affiliation | Yokohama National University(Yokohama National Univ.) |
4th Author's Name | Tatsuya Narama |
4th Author's Affiliation | Yokohama National University(Yokohama National Univ.) |
5th Author's Name | Thomas Ortlepp |
5th Author's Affiliation | CiS Research Institute for Microsensor Systems(CiS) |
6th Author's Name | Yamanashi Yuki |
6th Author's Affiliation | Yokohama National University(Yokohama National Univ.) |
7th Author's Name | Nobuyuki Yoshikawa |
7th Author's Affiliation | Yokohama National University(Yokohama National Univ.) |
Date | 2016-01-21 |
Paper # | SCE2015-39 |
Volume (vol) | vol.115 |
Number (no) | SCE-412 |
Page | pp.pp.17-22(SCE), |
#Pages | 6 |
Date of Issue | 2016-01-14 (SCE) |