| Presentation | 2016-01-19 Cost Estimation Method based on CPU Architecture for Relational Database Query Optimization Tsuyoshi Tanaka, Hiroshi Ishikawa, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Performance improvement and capacity enlargement of semiconductor record medium make the disk IO cost decrease and CPU cost increase relatively for cost calculation to search the most suitable access path of database query. Therefore a high precision cost calculation method of query execution will be required more in future. Accordingly, we propose a database join operation cost model based on CPU architecture and accuracy improving method by using statistics information measured by performance counter embedded in CPU. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Database / Optimization / CPU Cost / TPC-H |
| Paper # | VLD2015-84,CPSY2015-116,RECONF2015-66 |
| Date of Issue | 2016-01-12 (VLD, CPSY, RECONF) |
| Conference Information | |
| Committee | VLD / CPSY / RECONF / IPSJ-SLDM / IPSJ-ARC |
|---|---|
| Conference Date | 2016/1/19(3days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Hiyoshi Campus, Keio University |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | FPGA Applications, etc |
| Chair | Yusuke Matsunaga(Kyushu Univ.) / Yasuhiko Nakashima(NAIST) / Minoru Watanabe(Shizuoka Univ.) / Masahiro Fukui(Ritsumeikan Univ.) / Masahiro Goshima(国情研) |
| Vice Chair | Takashi Takenana(NEC) / Koji Nakano(Hiroshima Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Masato Motomura(Hokkaido Univ.) / Yuichiro Shibata(Nagasaki Univ.) |
| Secretary | Takashi Takenana(Ritsumeikan Univ.) / Koji Nakano(Fujitsu Labs.) / Hidetsugu Irie(Fujitsu Labs.) / Masato Motomura(NII) / Yuichiro Shibata(Toshiba) / (Univ. of Tsukuba) / (Sharp) |
| Assistant | Ittetsu Taniguchi(Ritsumeikan Univ.) / Shinya Takameda(NAIST) / Takeshi Ohkawa(Utsunomiya Univ.) / Kazuya Tanikagawa(Hiroshima City Univ.) / Takefumi Miyoshi(e-trees.Japan) |
| Paper Information | |
| Registration To | Technical Committee on VLSI Design Technologies / Technical Committee on Computer Systems / Technical Committee on Reconfigurable Systems / Special Interest Group on System and LSI Design Methodology / Special Interest Group on System Architecture |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Cost Estimation Method based on CPU Architecture for Relational Database Query Optimization |
| Sub Title (in English) | |
| Keyword(1) | Database |
| Keyword(2) | Optimization |
| Keyword(3) | CPU Cost |
| Keyword(4) | TPC-H |
| 1st Author's Name | Tsuyoshi Tanaka |
| 1st Author's Affiliation | Tokyo Metropolitan University/Hitachi,Ltd.(Tokyo Metropolitan Univ./Hitachi) |
| 2nd Author's Name | Hiroshi Ishikawa |
| 2nd Author's Affiliation | Tokyo Metropolitan University(Tokyo Metropolitan Univ.) |
| Date | 2016-01-19 |
| Paper # | VLD2015-84,CPSY2015-116,RECONF2015-66 |
| Volume (vol) | vol.115 |
| Number (no) | VLD-398,CPSY-399,RECONF-400 |
| Page | pp.pp.67-72(VLD), pp.67-72(CPSY), pp.67-72(RECONF), |
| #Pages | 6 |
| Date of Issue | 2016-01-12 (VLD, CPSY, RECONF) |