| Presentation | 2015-12-18 Evaluation of authenticated encryptions implemented on FPGA with high-level synthesis Makoto Kotegawa, Keisuke Iwai, Hidema Tanaka, Takakazu Kurokawa, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Competition for Authenticated Encryption Security, Applicability, and Robustness (CAESAR) which is a development and evaluation of new authenticated encryption, is carried out. 29 algorithms are evaluated software, hardware, and security. In this paper, we classify CAESAR candidates using AES, on the stand point of Nonce Based and Nonce-misuse Resistance, and made hardware implementations of 4 CAESAR candidate algorithms (AES-OTR, AES-COPA, POET, SILC). We used Xilinx Zynq XC702 Evaluation Board and High Level Synthesis (HLS) for designing circuit. As a result, AES-OTR shows the best performance in processing speed, and SILC in implementation area. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | AES-OTR / AES-COPA / authenticated encryption / CAESAR / high level synthesis / POET / SILC / ZYNQ-7000 |
| Paper # | ISEC2015-55 |
| Date of Issue | 2015-12-11 (ISEC) |
| Conference Information | |
| Committee | ISEC |
|---|---|
| Conference Date | 2015/12/18(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Kikai-Shinko-Kaikan Bldg. |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | Yukiyasu Tsunoo(NEC) |
| Vice Chair | Masahiro Mambo(Kanazawa Univ.) / Kazuto Ogawa(NHK) |
| Secretary | Masahiro Mambo(AIST) / Kazuto Ogawa(Toshiba) |
| Assistant | Tetsuya Izu(Fujitsu Lab.) / Takaaki Mizuki(Tohoku Univ.) / Noritaka Yamashita(NEC) |
| Paper Information | |
| Registration To | Technical Committee on Information Security |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Evaluation of authenticated encryptions implemented on FPGA with high-level synthesis |
| Sub Title (in English) | |
| Keyword(1) | AES-OTR |
| Keyword(2) | AES-COPA |
| Keyword(3) | authenticated encryption |
| Keyword(4) | CAESAR |
| Keyword(5) | high level synthesis |
| Keyword(6) | POET |
| Keyword(7) | SILC |
| Keyword(8) | ZYNQ-7000 |
| 1st Author's Name | Makoto Kotegawa |
| 1st Author's Affiliation | National Defense Academy(NDA) |
| 2nd Author's Name | Keisuke Iwai |
| 2nd Author's Affiliation | National Defense Academy(NDA) |
| 3rd Author's Name | Hidema Tanaka |
| 3rd Author's Affiliation | National Defense Academy(NDA) |
| 4th Author's Name | Takakazu Kurokawa |
| 4th Author's Affiliation | National Defense Academy(NDA) |
| Date | 2015-12-18 |
| Paper # | ISEC2015-55 |
| Volume (vol) | vol.115 |
| Number (no) | ISEC-376 |
| Page | pp.pp.9-16(ISEC), |
| #Pages | 8 |
| Date of Issue | 2015-12-11 (ISEC) |