Presentation 2015-12-02
Improved Method of Simulated Annealing for Unreachable Solution Space
Hiroyuki Nakano, Kunihiro Fujiyoshi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Simulated Annealing is a universal probabilistic metaheuristic for the general optimization problem of locating a good approximation to the global minimum of given function in a large solution space. Simulated Annealing is known to be inefficient when it searches solution space containing infeasible solutions. In this paper, we propose two methods to make adjacent solutions for such solution space. Experimental comparisons indicate the effectiveness of the proposed methods.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Simulated Annealing / Perturbations / Reachability / Solution Space
Paper # VLD2015-45,DC2015-41
Date of Issue 2015-11-24 (VLD, DC)

Conference Information
Committee VLD / DC / IPSJ-SLDM / CPSY / RECONF / ICD / CPM
Conference Date 2015/12/1(3days)
Place (in Japanese) (See Japanese page)
Place (in English) Nagasaki Kinro Fukushi Kaikan
Topics (in Japanese) (See Japanese page)
Topics (in English) Design Gaia 2015 -New Field of VLSI Design-
Chair Yusuke Matsunaga(Kyushu Univ.) / Nobuyasu Kanekawa(Hitachi) / Masahiro Fukui(Ritsumeikan Univ.) / Yasuhiko Nakashima(NAIST) / Minoru Watanabe(Shizuoka Univ.) / Minoru Fujishima(Hiroshima Univ.) / Satoru Noge(Numazu National College of Tech.)
Vice Chair Takashi Takenana(NEC) / Michiko Inoue(NAIST) / / Koji Nakano(Hiroshima Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Masato Motomura(Hokkaido Univ.) / Yuichiro Shibata(Nagasaki Univ.) / Hideto Hidaka(Renesas) / Fumihiko Hirose(Yamagata Univ.)
Secretary Takashi Takenana(Ritsumeikan Univ.) / Michiko Inoue(Fujitsu Labs.) / (RTRI) / Koji Nakano(Kyoto Sangyo Univ.) / Hidetsugu Irie(Sharp) / Masato Motomura(Kitakyushu City Univ.) / Yuichiro Shibata(Toshiba) / Hideto Hidaka(Fujitsu Labs.) / Fumihiko Hirose(NII)
Assistant Ittetsu Taniguchi(Ritsumeikan Univ.) / / / Shinya Takameda(NAIST) / Takeshi Ohkawa(Utsunomiya Univ.) / Kazuya Tanikagawa(Hiroshima City Univ.) / Takefumi Miyoshi(e-trees.Japan) / Makoto Takamiya(Univ. of Tokyo) / Hiroe Iwasaki(NTT) / Takashi Hashimoto(Panasonic) / Hiroyuki Ito(Tokyo Inst. of Tech.) / Pham Konkuha(Univ. of Electro-Comm.) / Takashi Sakamoto(NTT) / Yuichi Nakamura(Toyohashi Univ. of Tech.)

Paper Information
Registration To Technical Committee on VLSI Design Technologies / Technical Committee on Dependable Computing / Special Interest Group on System and LSI Design Methodology / Technical Committee on Computer Systems / Technical Committee on Reconfigurable Systems / Technical Committee on Integrated Circuits and Devices / Technical Committee on Component Parts and Materials
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Improved Method of Simulated Annealing for Unreachable Solution Space
Sub Title (in English)
Keyword(1) Simulated Annealing
Keyword(2) Perturbations
Keyword(3) Reachability
Keyword(4) Solution Space
1st Author's Name Hiroyuki Nakano
1st Author's Affiliation Tokyo University of Agriculture and Technology(TUAT)
2nd Author's Name Kunihiro Fujiyoshi
2nd Author's Affiliation Tokyo University of Agriculture and Technology(TUAT)
Date 2015-12-02
Paper # VLD2015-45,DC2015-41
Volume (vol) vol.115
Number (no) VLD-338,DC-339
Page pp.pp.45-50(VLD), pp.45-50(DC),
#Pages 6
Date of Issue 2015-11-24 (VLD, DC)