Presentation 2015-12-02
Problems that occur in FPGAs communication
Hirotaka Takayama, Yoshiki Yamaguchi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The purpose of this study investigates of suppressed bandwidth problem of PCI-Express. This problem makes communication problems when building cluster system with multiple FPGAs. Motherboard prepares six units for connecting the FPGA. Each motherboard use for evaluating of communicating between CPU and FPGA and between two FPGAs. FPGA is connected to the PCI-Express slot on the host computer in the PCI-Express Gen3 x8. The result of the evaluation, it confirmed that it has different performance in each motherboard. Communication between CPU and FPGA confirmed the throughput of up to 42.25[GT/s]. Communication between two FPGAs confirmed the throughput of up to 5.673[GB/s].
Keyword(in Japanese) (See Japanese page)
Keyword(in English) PCI-Express / FPGA communcation / FPGA cluster / benchmark
Paper # RECONF2015-54
Date of Issue 2015-11-24 (RECONF)

Conference Information
Committee VLD / DC / IPSJ-SLDM / CPSY / RECONF / ICD / CPM
Conference Date 2015/12/1(3days)
Place (in Japanese) (See Japanese page)
Place (in English) Nagasaki Kinro Fukushi Kaikan
Topics (in Japanese) (See Japanese page)
Topics (in English) Design Gaia 2015 -New Field of VLSI Design-
Chair Yusuke Matsunaga(Kyushu Univ.) / Nobuyasu Kanekawa(Hitachi) / Masahiro Fukui(Ritsumeikan Univ.) / Yasuhiko Nakashima(NAIST) / Minoru Watanabe(Shizuoka Univ.) / Minoru Fujishima(Hiroshima Univ.) / Satoru Noge(Numazu National College of Tech.)
Vice Chair Takashi Takenana(NEC) / Michiko Inoue(NAIST) / / Koji Nakano(Hiroshima Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Masato Motomura(Hokkaido Univ.) / Yuichiro Shibata(Nagasaki Univ.) / Hideto Hidaka(Renesas) / Fumihiko Hirose(Yamagata Univ.)
Secretary Takashi Takenana(Ritsumeikan Univ.) / Michiko Inoue(Fujitsu Labs.) / (RTRI) / Koji Nakano(Kyoto Sangyo Univ.) / Hidetsugu Irie(Sharp) / Masato Motomura(Kitakyushu City Univ.) / Yuichiro Shibata(Toshiba) / Hideto Hidaka(Fujitsu Labs.) / Fumihiko Hirose(NII)
Assistant Ittetsu Taniguchi(Ritsumeikan Univ.) / / / Shinya Takameda(NAIST) / Takeshi Ohkawa(Utsunomiya Univ.) / Kazuya Tanikagawa(Hiroshima City Univ.) / Takefumi Miyoshi(e-trees.Japan) / Makoto Takamiya(Univ. of Tokyo) / Hiroe Iwasaki(NTT) / Takashi Hashimoto(Panasonic) / Hiroyuki Ito(Tokyo Inst. of Tech.) / Pham Konkuha(Univ. of Electro-Comm.) / Takashi Sakamoto(NTT) / Yuichi Nakamura(Toyohashi Univ. of Tech.)

Paper Information
Registration To Technical Committee on VLSI Design Technologies / Technical Committee on Dependable Computing / Special Interest Group on System and LSI Design Methodology / Technical Committee on Computer Systems / Technical Committee on Reconfigurable Systems / Technical Committee on Integrated Circuits and Devices / Technical Committee on Component Parts and Materials
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Problems that occur in FPGAs communication
Sub Title (in English) Cautionary point of PCIe Gen3
Keyword(1) PCI-Express
Keyword(2) FPGA communcation
Keyword(3) FPGA cluster
Keyword(4) benchmark
1st Author's Name Hirotaka Takayama
1st Author's Affiliation University of Tsukuba(Tsukuba Univ.)
2nd Author's Name Yoshiki Yamaguchi
2nd Author's Affiliation University of Tsukuba(Tsukuba Univ.)
Date 2015-12-02
Paper # RECONF2015-54
Volume (vol) vol.115
Number (no) RECONF-343
Page pp.pp.33-38(RECONF),
#Pages 6
Date of Issue 2015-11-24 (RECONF)