Presentation 2015-09-19
An Implementation of AND-EXOR Programmable Logic Arrays Using FPGA primitives
Takahiro Shinohara, Hiroki Nakahara, Tsutomu Sasao,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English)
Keyword(in Japanese) (See Japanese page)
Keyword(in English)
Paper # RECONF2015-45
Date of Issue 2015-09-11 (RECONF)

Conference Information
Committee RECONF
Conference Date 2015/9/18(2days)
Place (in Japanese) (See Japanese page)
Place (in English) Ehime University
Topics (in Japanese) (See Japanese page)
Topics (in English) Reconfigurable Systems, etc.
Chair Minoru Watanabe(Shizuoka Univ.)
Vice Chair Masato Motomura(Hokkaido Univ.) / Yuichiro Shibata(Nagasaki Univ.)
Secretary Masato Motomura(Toshiba) / Yuichiro Shibata(Univ. of Tsukuba)
Assistant Kazuya Tanikagawa(Hiroshima City Univ.) / Takefumi Miyoshi(e-trees.Japan)

Paper Information
Registration To Technical Committee on Reconfigurable Systems
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Implementation of AND-EXOR Programmable Logic Arrays Using FPGA primitives
Sub Title (in English)
Keyword(1)
1st Author's Name Takahiro Shinohara
1st Author's Affiliation Ehime University(Ehime Univ.)
2nd Author's Name Hiroki Nakahara
2nd Author's Affiliation Ehime University(Ehime Univ.)
3rd Author's Name Tsutomu Sasao
3rd Author's Affiliation Meiji University(Meiji Univ.)
Date 2015-09-19
Paper # RECONF2015-45
Volume (vol) vol.115
Number (no) RECONF-228
Page pp.pp.69-73(RECONF),
#Pages 5
Date of Issue 2015-09-11 (RECONF)