| Presentation | 2015-06-19 Towards the Fastest FPGA-based Sorting Hardware in the World Ryohei Kobayashi, Kenji Kise, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Sorting is an extremely important computation kernel that has been accelerated by using FPGAs in a lot of fields, such as databases, image processing, data compression, etc. FPGA-based accelerators can achieve higher computation performance than CPUs and GPUs, because designers can implement circuits that realize application-specific pipelined hardware and data supply system. In this paper, we introduce several approaches to realize the fastest FPGA-based sorting hardware in the world, and discuss our present system compared with the prior work. According to these approaches and the performance model, we figure out how to design the sorting hardware, whose performance is equal to that of the prior work, with the half of the hardware resources. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | FPGA / Accelerator / Sorting |
| Paper # | RECONF2015-12 |
| Date of Issue | 2015-06-12 (RECONF) |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2015/6/19(2days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Kyoto University |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | the 10th anniversary celebration of RECONF: Reconfigurable Systems, etc. |
| Chair | Minoru Watanabe(Shizuoka Univ.) |
| Vice Chair | Masato Motomura(Hokkaido Univ.) / Yuichiro Shibata(Nagasaki Univ.) |
| Secretary | Masato Motomura(Toshiba) / Yuichiro Shibata(Univ. of Tsukuba) |
| Assistant | Kazuya Tanikagawa(Hiroshima City Univ.) / Takefumi Miyoshi(e-trees.Japan) |
| Paper Information | |
| Registration To | Technical Committee on Reconfigurable Systems |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Towards the Fastest FPGA-based Sorting Hardware in the World |
| Sub Title (in English) | |
| Keyword(1) | FPGA |
| Keyword(2) | Accelerator |
| Keyword(3) | Sorting |
| 1st Author's Name | Ryohei Kobayashi |
| 1st Author's Affiliation | Tokyo Institute of Technology(Tokyo Tech) |
| 2nd Author's Name | Kenji Kise |
| 2nd Author's Affiliation | Tokyo Institute of Technology(Tokyo Tech) |
| Date | 2015-06-19 |
| Paper # | RECONF2015-12 |
| Volume (vol) | vol.115 |
| Number (no) | RECONF-109 |
| Page | pp.pp.65-70(RECONF), |
| #Pages | 6 |
| Date of Issue | 2015-06-12 (RECONF) |