Presentation 2015-04-17
Parallel Processor Architecture based on Small World Connection
Hideki Mori, Minoru Uehara, Katsuyoshi Matsumoto,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The technology of circuit refinement has achieved a tremendous large-scale integration, so huge VLSI systems have emerged. However, in the huge VLSI systems, various problems, such as latency, power dissipation bottlenecks and clock synchronization of the entire system, must be solved in order to realize a dependable and safe system. Small World Network allows communication between arbitrary nodes where hopping over a small number of nodes is possible in a network with a huge number of nodes. In this paper, our aim is to introduce a parallel architecture with short path communication, featuring a random connection in Small World Network.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) parallel system / average path length / average clustering coefficient / small world network
Paper # CPSY2015-10,DC2015-10
Date of Issue 2015-04-10 (CPSY, DC)

Conference Information
Committee DC / CPSY
Conference Date 2015/4/17(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair Nobuyasu Kanekawa(Hitachi) / Tsutomu Yoshinaga(Univ. of Electro-Comm.)
Vice Chair Michiko Inoue(NAIST) / Akira Asato(Fujitsu) / Yasuhiko Nakajima(NAIST)
Secretary Michiko Inoue(RTRI) / Akira Asato(Osaka Univ.) / Yasuhiko Nakajima(Hiroshima Univ.)
Assistant / Hiroaki Inoue(NEC) / Takeshi Ohkawa(Utsunomiya Univ.)

Paper Information
Registration To Technical Committee on Dependable Computing / Technical Committee on Computer Systems
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Parallel Processor Architecture based on Small World Connection
Sub Title (in English)
Keyword(1) parallel system
Keyword(2) average path length
Keyword(3) average clustering coefficient
Keyword(4) small world network
1st Author's Name Hideki Mori
1st Author's Affiliation Meiji University(Meiji Univ.)
2nd Author's Name Minoru Uehara
2nd Author's Affiliation Toyo University(Toyo Univ.)
3rd Author's Name Katsuyoshi Matsumoto
3rd Author's Affiliation Toyo University(Toyo Univ.)
Date 2015-04-17
Paper # CPSY2015-10,DC2015-10
Volume (vol) vol.115
Number (no) CPSY-7,DC-8
Page pp.pp.53-58(CPSY), pp.53-58(DC),
#Pages 6
Date of Issue 2015-04-10 (CPSY, DC)