| Presentation | 2022-06-07 精度保証付き高速モデル予測制御の固定小数点実装に向けた検討 Shoin Maeda, Hiroshi Nakamura, Hideki Takase, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | To expand the application area of model predictive control (MPC), a control system design framework that guarantees the required solution accuracy is being actively studied, with the implementation using fixed-point operations to improve speed and real-time performance. However, these efforts have not sufficiently accelerated the MPC iterative algorithm because the initial point of the MPC iterative algorithm is fixed. Therefore, in this study, we propose a faster fixed-point implementation of MPC with guaranteed solution accuracy by extending the fixed-point implementation of MPC to a form in which the initial point of iteration is given dynamically using approximate explicit MPC. The proposed method provides a flexible control system design that can optimize a trade-off between hardware resources (e.g., memory usage and the number of fixed-point bits) and execution time, and enables a highly efficient implementation. Furthermore, a simulation comparison between the proposed method and existing methods is performed to show that the proposed method is faster. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | MPC / fixed-point arithmetic / reconfigurable computing / codesign |
| Paper # | RECONF2022-2 |
| Date of Issue | 2022-05-31 (RECONF) |
| Conference Information | |
| Committee | RECONF |
|---|---|
| Conference Date | 2022/6/7(2days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | CCS, Univ. of Tsukuba |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Reconfigurable system, etc. |
| Chair | Kentaro Sano(RIKEN) |
| Vice Chair | Yoshiki Yamaguchi(Tsukuba Univ.) / Tomonori Izumi(Ritsumeikan Univ.) |
| Secretary | Yoshiki Yamaguchi(NEC) / Tomonori Izumi(Toyohashi Univ. of Tech.) |
| Assistant | Yukitaka Takemura(INTEL) / Yasunori Osana(Ryukyu Univ.) |
| Paper Information | |
| Registration To | Technical Committee on Reconfigurable Systems |
|---|---|
| Language | JPN-ONLY |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | |
| Sub Title (in English) | |
| Keyword(1) | MPC |
| Keyword(2) | fixed-point arithmetic |
| Keyword(3) | reconfigurable computing |
| Keyword(4) | codesign |
| 1st Author's Name | Shoin Maeda |
| 1st Author's Affiliation | The University of Tokyo(UT) |
| 2nd Author's Name | Hiroshi Nakamura |
| 2nd Author's Affiliation | The University of Tokyo(UT) |
| 3rd Author's Name | Hideki Takase |
| 3rd Author's Affiliation | The University of Tokyo(UT) |
| Date | 2022-06-07 |
| Paper # | RECONF2022-2 |
| Volume (vol) | vol.122 |
| Number (no) | RECONF-60 |
| Page | pp.pp.7-12(RECONF), |
| #Pages | 6 |
| Date of Issue | 2022-05-31 (RECONF) |