Presentation 2022-01-31
[Invited Talk] ****
Tomoya Saito, Takashi Ito, Yasuhiko Taito, Kenichiro Sonoda, Genta Watanabe, Ken Matsubara, Akihiko Kanda, Takahiro Shimoi, Koichi Takeda, Takashi Kono,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We present the low energy write techniques and measurement results of a 20Mb embedded STT-MRAM test chip in 16nm FinFET logic process. Self-termination write schemes with slope write voltage and current pulse and variable parallel bit write sequence are proposed to reduce total write energy consumption by terminating write pulse adaptively according to the characteristics of each STT-MRAM cell and achieves 72% write energy reduction and 50% total write pulse time reduction.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) STT-MRAM / 16nm / embedded / Low power write / Self-termination Write
Paper # SDM2021-68
Date of Issue 2022-01-24 (SDM)

Conference Information
Committee SDM
Conference Date 2022/1/31(1days)
Place (in Japanese) (See Japanese page)
Place (in English) Online
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair Hiroshige Hirano(TowerPartners Semiconductor)
Vice Chair Shunichiro Ohmi(Tokyo Inst. of Tech.)
Secretary Shunichiro Ohmi(AIST)
Assistant Taiji Noda(Panasonic) / Tomoyuki Suwa(Tohoku Univ.)

Paper Information
Registration To Technical Committee on Silicon Device and Materials
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) [Invited Talk] ****
Sub Title (in English)
Keyword(1) STT-MRAM
Keyword(2) 16nm
Keyword(3) embedded
Keyword(4) Low power write
Keyword(5) Self-termination Write
1st Author's Name Tomoya Saito
1st Author's Affiliation Renesas Electronics(Renesas)
2nd Author's Name Takashi Ito
2nd Author's Affiliation Renesas Electronics(Renesas)
3rd Author's Name Yasuhiko Taito
3rd Author's Affiliation Renesas Electronics(Renesas)
4th Author's Name Kenichiro Sonoda
4th Author's Affiliation Renesas Electronics(Renesas)
5th Author's Name Genta Watanabe
5th Author's Affiliation Renesas Electronics(Renesas)
6th Author's Name Ken Matsubara
6th Author's Affiliation Renesas Electronics(Renesas)
7th Author's Name Akihiko Kanda
7th Author's Affiliation Renesas Electronics(Renesas)
8th Author's Name Takahiro Shimoi
8th Author's Affiliation Renesas Electronics(Renesas)
9th Author's Name Koichi Takeda
9th Author's Affiliation Renesas Electronics(Renesas)
10th Author's Name Takashi Kono
10th Author's Affiliation Renesas Electronics(Renesas)
Date 2022-01-31
Paper # SDM2021-68
Volume (vol) vol.121
Number (no) SDM-365
Page pp.pp.1-4(SDM),
#Pages 4
Date of Issue 2022-01-24 (SDM)