| Presentation | 2021-12-02 The Implementation of a Hybrid Router with Dynamic Communication Priority Changes on a Multi-FPGA System Tomoki Shimizu, Kohei Ito, Kensuke Iizuka, Kazuei Hironaka, Hideharu Amano, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We are currently developing a multi-FPGA system, Flow-in-Cloud (FiC) system. FiC directly interconnects multiple middle-class FPGAs using high-speed serial links and achieves both low power consumption and high computing performance. FiC is expected to be used in Multi-Access Edge Computing (MEC), which executes the specific computation of edge devices on the servers installed on a wireless network base station. To handle timing-critical jobs in MEC, FiC uses Static Time Division Multiplexing (STDM) network, which has predictable communication latency and throughput, for the interconnection network between FPGAs. However, STDM has a problem that each link utilization decreases and communication latency increases. To solve this problem, we implemented a hybrid router that combines the low priority packet switching and high priority STDM on each FPGA. Therefore, users can use simultaneously QoS guarantee on the timing-critical jobs and best-effort communication for other jobs. However, if packet switching traffic does not use each link sufficiently, timing-critical jobs assigned STDM cannot fully utilize each link. In this research, we propose the dynamic switching algorithm of the communication way of the timing-critical traffic from packet switching to STDM by monitoring the buffer utilization of each hybrid router as network congestion metrics. By using this algorithm, timing-critical jobs can switch packet switching with best-effort and STDM with guaranteed QoS dynamically according to the network load. The evaluation is done on the 24 FPGA boards cluster and the proposed method is up to 24.6% faster than the packet switching method on the execution time of the CG method with various network loads. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | FPGA / Multi-FPGA System / Interconecction Network / Network on Parellel Computers / Packet Switching / STDM |
| Paper # | VLD2021-36,ICD2021-46,DC2021-42,RECONF2021-44 |
| Date of Issue | 2021-11-24 (VLD, ICD, DC, RECONF) |
| Conference Information | |
| Committee | VLD / DC / RECONF / ICD / IPSJ-SLDM |
|---|---|
| Conference Date | 2021/12/1(2days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Online |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Design Gaia 2021 -New Field of VLSI Design- |
| Chair | Kazutoshi Kobayashi(Kyoto Inst. of Tech.) / Hiroshi Takahashi(Ehime Univ.) / Kentaro Sano(RIKEN) / Masafumi Takahashi(Kioxia) / Yuichi Nakamura(NEC) |
| Vice Chair | Minako Ikeda(NTT) / Tatsuhiro Tsuchiya(Osaka Univ.) / Yoshiki Yamaguchi(Tsukuba Univ.) / Tomonori Izumi(Ritsumeikan Univ.) / Makoto Ikeda(Univ. of Tokyo) |
| Secretary | Minako Ikeda(Osaka Univ.) / Tatsuhiro Tsuchiya(NEC) / Yoshiki Yamaguchi(Nihon Univ.) / Tomonori Izumi(Chiba Univ.) / Makoto Ikeda(NEC) / (Tokyo Inst. of Tech.) |
| Assistant | / / Yukitaka Takemura(INTEL) / Yasunori Osana(Ryukyu Univ.) / Kosuke Miyaji(Shinshu Univ.) / Yoshiaki Yoshihara(キオクシア) / Takeshi Kuboki(Kyushu Univ.) |
| Paper Information | |
| Registration To | Technical Committee on VLSI Design Technologies / Technical Committee on Dependable Computing / Technical Committee on Reconfigurable Systems / Technical Committee on Integrated Circuits and Devices / Special Interest Group on System and LSI Design Methodology |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | The Implementation of a Hybrid Router with Dynamic Communication Priority Changes on a Multi-FPGA System |
| Sub Title (in English) | |
| Keyword(1) | FPGA |
| Keyword(2) | Multi-FPGA System |
| Keyword(3) | Interconecction Network |
| Keyword(4) | Network on Parellel Computers |
| Keyword(5) | Packet Switching |
| Keyword(6) | STDM |
| 1st Author's Name | Tomoki Shimizu |
| 1st Author's Affiliation | Keio University(Keio Univ.) |
| 2nd Author's Name | Kohei Ito |
| 2nd Author's Affiliation | Keio University(Keio Univ.) |
| 3rd Author's Name | Kensuke Iizuka |
| 3rd Author's Affiliation | Keio University(Keio Univ.) |
| 4th Author's Name | Kazuei Hironaka |
| 4th Author's Affiliation | Keio University(Keio Univ.) |
| 5th Author's Name | Hideharu Amano |
| 5th Author's Affiliation | Keio University(Keio Univ.) |
| Date | 2021-12-02 |
| Paper # | VLD2021-36,ICD2021-46,DC2021-42,RECONF2021-44 |
| Volume (vol) | vol.121 |
| Number (no) | VLD-277,ICD-278,DC-279,RECONF-280 |
| Page | pp.pp.111-116(VLD), pp.111-116(ICD), pp.111-116(DC), pp.111-116(RECONF), |
| #Pages | 6 |
| Date of Issue | 2021-11-24 (VLD, ICD, DC, RECONF) |