Presentation 2021-03-04
FPGA Implementation of Lightweight Cipher Chaskey through High-Level Synthesis and its Evaluation of Side-Channel Attack Resistance
Saya Inagaki, Mingyu Yang, Yang Li, Kazuo Sakiyama, Yuko Hara,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English)
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Side-channel Attack / Power Analysis Attack / High-level Synthesis
Paper # VLD2020-86,HWS2020-61
Date of Issue 2021-02-24 (VLD, HWS)

Conference Information
Committee HWS / VLD
Conference Date 2021/3/3(2days)
Place (in Japanese) (See Japanese page)
Place (in English) Online
Topics (in Japanese) (See Japanese page)
Topics (in English) Design Technology for System-on-Silicon, Hardware Security, etc.
Chair Makoto Ikeda(Univ. of Tokyo) / Daisuke Fukuda(Fujitsu Labs.)
Vice Chair Yasuhisa Shimazaki(Renesas Electronics) / Makoto Nagata(Kobe Univ.) / Kazutoshi Kobayashi(Kyoto Inst. of Tech.)
Secretary Yasuhisa Shimazaki(Kyushu Univ.) / Makoto Nagata(NTT) / Kazutoshi Kobayashi(Hitachi)
Assistant / Takuma Nishimoto(Hitachi)

Paper Information
Registration To Technical Committee on Hardware Security / Technical Committee on VLSI Design Technologies
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) FPGA Implementation of Lightweight Cipher Chaskey through High-Level Synthesis and its Evaluation of Side-Channel Attack Resistance
Sub Title (in English)
Keyword(1) Side-channel Attack
Keyword(2) Power Analysis Attack
Keyword(3) High-level Synthesis
1st Author's Name Saya Inagaki
1st Author's Affiliation Tokyo Institute of Technology(Tokyo Tech)
2nd Author's Name Mingyu Yang
2nd Author's Affiliation Tokyo Institute of Technology(Tokyo Tech)
3rd Author's Name Yang Li
3rd Author's Affiliation The University of Electro-Communications(UEC)
4th Author's Name Kazuo Sakiyama
4th Author's Affiliation The University of Electro-Communications(UEC)
5th Author's Name Yuko Hara
5th Author's Affiliation Tokyo Institute of Technology(Tokyo Tech)
Date 2021-03-04
Paper # VLD2020-86,HWS2020-61
Volume (vol) vol.120
Number (no) VLD-400,HWS-401
Page pp.pp.102-107(VLD), pp.102-107(HWS),
#Pages 6
Date of Issue 2021-02-24 (VLD, HWS)