| Presentation | 2021-02-05 Multiple Target Test Generation Method using Test Scheduling Information of RTL Hardware Elements Ryuki Asami, Toshinori Hosokawa, Hiroshi Yamazaki, Masayoshi Yoshimura, Masayuki Arai, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In recent years, since the test cost for large-scale integrated circuits has increased, design-for-testability methods for concurrent testing to reduce the number of test patterns have been proposed. In the conventional methods, concurrent testing for the hardware element at register transfer level (RTL) is realized by designing the control signal that enables concurrent testing for RTL hardware elements on state transitions of invalid states in controllers. However, general automatic test pattern generation tools do not always consider concurrent testing, and the effect for reduction of the number of test patterns is not high compared to the estimated value at RTL. In this paper, to further reduce the number of test patterns, we propose a multiple target test generation method using test scheduling information of RTL hardware elements that considers concurrent testing. Experimental results show that the proposed method could reduce the number of test patterns by 2 to 20% compared to test generation without RTL test scheduling information. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Multiple target test generation / parallel test / test compaction / Partial MaxSAT |
| Paper # | DC2020-74 |
| Date of Issue | 2021-01-29 (DC) |
| Conference Information | |
| Committee | DC |
|---|---|
| Conference Date | 2021/2/5(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Online |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | Hiroshi Takahashi(Ehime Univ.) |
| Vice Chair | Tatsuhiro Tsuchiya(Osaka Univ.) |
| Secretary | Tatsuhiro Tsuchiya(Nihon Univ.) |
| Assistant | |
| Paper Information | |
| Registration To | Technical Committee on Dependable Computing |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Multiple Target Test Generation Method using Test Scheduling Information of RTL Hardware Elements |
| Sub Title (in English) | |
| Keyword(1) | Multiple target test generation |
| Keyword(2) | parallel test |
| Keyword(3) | test compaction |
| Keyword(4) | Partial MaxSAT |
| 1st Author's Name | Ryuki Asami |
| 1st Author's Affiliation | Nihon University(Nihon Univ) |
| 2nd Author's Name | Toshinori Hosokawa |
| 2nd Author's Affiliation | Nihon University(Nihon Univ) |
| 3rd Author's Name | Hiroshi Yamazaki |
| 3rd Author's Affiliation | Nihon University(Nihon Univ) |
| 4th Author's Name | Masayoshi Yoshimura |
| 4th Author's Affiliation | Kyoto Sangyo University(Kyoto Sangyo Univ) |
| 5th Author's Name | Masayuki Arai |
| 5th Author's Affiliation | Nihon University(Nihon Univ) |
| Date | 2021-02-05 |
| Paper # | DC2020-74 |
| Volume (vol) | vol.120 |
| Number (no) | DC-358 |
| Page | pp.pp.30-35(DC), |
| #Pages | 6 |
| Date of Issue | 2021-01-29 (DC) |