Presentation | 2020-03-06 選択的な低処理遅延データ圧縮による高バンド幅相互結合網 Naoya Niwa, Shoichi Hirasawa, Michihiro Koibuchi, Hideharu Amano, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | |
Paper # | VLD2019-126,HWS2019-99 |
Date of Issue | 2020-02-26 (VLD, HWS) |
Conference Information | |
Committee | HWS / VLD |
---|---|
Conference Date | 2020/3/4(4days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | Okinawa Ken Seinen Kaikan |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | Design Technology for System-on-Silicon, Hardware Security, etc. |
Chair | Shinichi Kawamura(Toshiba) / Nozomu Togawa(Waseda Univ.) |
Vice Chair | Makoto Ikeda(Univ. of Tokyo) / Yasuhisa Shimazaki(Renesas Electronics) / Daisuke Fukuda(Fujitsu Labs.) |
Secretary | Makoto Ikeda(SECOM) / Yasuhisa Shimazaki(Kyushu Univ.) / Daisuke Fukuda(Univ. of Aizu) |
Assistant | / Kazuki Ikeda(Hitachi) |
Paper Information | |
Registration To | Technical Committee on Hardware Security / Technical Committee on VLSI Design Technologies |
---|---|
Language | JPN-ONLY |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | |
Sub Title (in English) | |
Keyword(1) | |
Keyword(2) | |
Keyword(3) | |
Keyword(4) | |
1st Author's Name | Naoya Niwa |
1st Author's Affiliation | Keio University(Keio Univ.) |
2nd Author's Name | Shoichi Hirasawa |
2nd Author's Affiliation | National Institute of Informatics(NII) |
3rd Author's Name | Michihiro Koibuchi |
3rd Author's Affiliation | National Institute of Informatics(NII) |
4th Author's Name | Hideharu Amano |
4th Author's Affiliation | Keio University(Keio Univ.) |
Date | 2020-03-06 |
Paper # | VLD2019-126,HWS2019-99 |
Volume (vol) | vol.119 |
Number (no) | VLD-443,HWS-444 |
Page | pp.pp.185-190(VLD), pp.185-190(HWS), |
#Pages | 6 |
Date of Issue | 2020-02-26 (VLD, HWS) |