| Presentation | 2020-03-05 Motor Current Signature Analysis Based On-Line Fault Detection of DC Motor Naoki Osako, Hiroyuki Kanbara, Nagisa Ishiura, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This article presents a method for online detection of DC motors' fault based on current signature analysis. While current signature analysis does not require sensors for individual motors and hence is cost effective, it needs frequency analysis which is a computationally heavy task. We attempt to achieve online fault detection based on current signature analysis by combined implementation of software and hardware. Fault detection is based on an observation that faulty motors exhibit large harmonic components in low frequency band. Heavy computation of FFT is offloaded to hardware while the other tasks are executed by software. We implemented a fault detection system on a programmable SoC, which ran fast enough for online use and were able to detect faults for variable duties of the input PWM signal. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | motor current signature analysis / fault detection / embedded systems / hardware/software codesign / programmable SoC / DC moror |
| Paper # | VLD2019-111,HWS2019-84 |
| Date of Issue | 2020-02-26 (VLD, HWS) |
| Conference Information | |
| Committee | HWS / VLD |
|---|---|
| Conference Date | 2020/3/4(4days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Okinawa Ken Seinen Kaikan |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Design Technology for System-on-Silicon, Hardware Security, etc. |
| Chair | Shinichi Kawamura(Toshiba) / Nozomu Togawa(Waseda Univ.) |
| Vice Chair | Makoto Ikeda(Univ. of Tokyo) / Yasuhisa Shimazaki(Renesas Electronics) / Daisuke Fukuda(Fujitsu Labs.) |
| Secretary | Makoto Ikeda(SECOM) / Yasuhisa Shimazaki(Kyushu Univ.) / Daisuke Fukuda(Univ. of Aizu) |
| Assistant | / Kazuki Ikeda(Hitachi) |
| Paper Information | |
| Registration To | Technical Committee on Hardware Security / Technical Committee on VLSI Design Technologies |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Motor Current Signature Analysis Based On-Line Fault Detection of DC Motor |
| Sub Title (in English) | |
| Keyword(1) | motor current signature analysis |
| Keyword(2) | fault detection |
| Keyword(3) | embedded systems |
| Keyword(4) | hardware/software codesign |
| Keyword(5) | programmable SoC |
| Keyword(6) | DC moror |
| 1st Author's Name | Naoki Osako |
| 1st Author's Affiliation | Kwansei Gakuin University(Kwansei Gakuin Univ.) |
| 2nd Author's Name | Hiroyuki Kanbara |
| 2nd Author's Affiliation | ASTEM RI/KYOTO(ASTEM) |
| 3rd Author's Name | Nagisa Ishiura |
| 3rd Author's Affiliation | Kwansei Gakuin University(Kwansei Gakuin Univ.) |
| Date | 2020-03-05 |
| Paper # | VLD2019-111,HWS2019-84 |
| Volume (vol) | vol.119 |
| Number (no) | VLD-443,HWS-444 |
| Page | pp.pp.101-106(VLD), pp.101-106(HWS), |
| #Pages | 6 |
| Date of Issue | 2020-02-26 (VLD, HWS) |