Presentation 2020-02-26
Glitch PUF utilizing Unrolled Architecture and its Evaluation
Yusuke Nozaki, Masaya Yoshikawa,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The physically unclonable functions (PUFs) have attracted attention as technologies for authentication of large scale integration (LSI). Several PUFs have been proposed, and the glitch PUF has good PUF performances and high security against illegal attacks. Previous studies utilize an S-BOX circuit of AES encryption for glitch PUF; however, the glitch PUF using other circuits than AES has not been reported. Therefore, this study proposes a new glitch PUF using a lightweight cipher, which can be used in IoT devices with strict implementation constraints, in order to enhance the security of IoT system in the future. The proposed PUF utilizes a low-latency lightweight cipher PRINCE which can encrypt data with 1 clock. Experiments implemented the proposed PUF into a field programmable gate array (FPGA) and evaluated uniformity, steadiness, diffuseness, and uniqueness. Experimental results clarified that the proposed PUF had good performances in each indicator.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) PUF / Glitch PUF / Lightweight Cipher / PRINCE / Hardware Security
Paper # DC2019-91
Date of Issue 2020-02-19 (DC)

Conference Information
Committee DC
Conference Date 2020/2/26(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair Satoshi Fukumoto(Tokyo Metropolitan Univ.)
Vice Chair Hiroshi Takahashi(Ehime Univ.)
Secretary Hiroshi Takahashi(Nihon Univ.)

Paper Information
Registration To Technical Committee on Dependable Computing
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Glitch PUF utilizing Unrolled Architecture and its Evaluation
Sub Title (in English)
Keyword(1) PUF
Keyword(2) Glitch PUF
Keyword(3) Lightweight Cipher
Keyword(4) PRINCE
Keyword(5) Hardware Security
1st Author's Name Yusuke Nozaki
1st Author's Affiliation Meijo University(Meijo Univ.)
2nd Author's Name Masaya Yoshikawa
2nd Author's Affiliation Meijo University(Meijo Univ.)
Date 2020-02-26
Paper # DC2019-91
Volume (vol) vol.119
Number (no) DC-420
Page pp.pp.31-36(DC),
#Pages 6
Date of Issue 2020-02-19 (DC)