Presentation 2020-03-04
An Automatic Method to Generalize Matrix-Vector Multiplication with Multiple Processors Considering the Efficiency of the Communications
Akihiro Goda, Masahiro Fujita,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English)
Keyword(in Japanese) (See Japanese page)
Keyword(in English)
Paper # VLD2019-97,HWS2019-70
Date of Issue 2020-02-26 (VLD, HWS)

Conference Information
Committee HWS / VLD
Conference Date 2020/3/4(4days)
Place (in Japanese) (See Japanese page)
Place (in English) Okinawa Ken Seinen Kaikan
Topics (in Japanese) (See Japanese page)
Topics (in English) Design Technology for System-on-Silicon, Hardware Security, etc.
Chair Shinichi Kawamura(Toshiba) / Nozomu Togawa(Waseda Univ.)
Vice Chair Makoto Ikeda(Univ. of Tokyo) / Yasuhisa Shimazaki(Renesas Electronics) / Daisuke Fukuda(Fujitsu Labs.)
Secretary Makoto Ikeda(SECOM) / Yasuhisa Shimazaki(Kyushu Univ.) / Daisuke Fukuda(Univ. of Aizu)
Assistant / Kazuki Ikeda(Hitachi)

Paper Information
Registration To Technical Committee on Hardware Security / Technical Committee on VLSI Design Technologies
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Automatic Method to Generalize Matrix-Vector Multiplication with Multiple Processors Considering the Efficiency of the Communications
Sub Title (in English)
Keyword(1)
1st Author's Name Akihiro Goda
1st Author's Affiliation The University of Tokyo(UT)
2nd Author's Name Masahiro Fujita
2nd Author's Affiliation The University of Tokyo(UT)
Date 2020-03-04
Paper # VLD2019-97,HWS2019-70
Volume (vol) vol.119
Number (no) VLD-443,HWS-444
Page pp.pp.19-24(VLD), pp.19-24(HWS),
#Pages 6
Date of Issue 2020-02-26 (VLD, HWS)