| Presentation | 2020-01-23 Study of a Simplified Digital Spiking Neuron and Its FPGA Implementation Tomohiro Yoneda, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A simplified digital spiking neural network implementable on FPGAs is proposed in order to reduce necessary resources and power consumption. An idea to improve a GA (Genetic Algorithm)-based learning algorithm is also discussed. Several comparison results with a low precision ANN (Artificial Neural Network) are shown. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Spiking neural networks / Digital spiking neurons / GA(Genetic Algorithm) / FPGA implementation |
| Paper # | VLD2019-75,CPSY2019-73,RECONF2019-65 |
| Date of Issue | 2020-01-15 (VLD, CPSY, RECONF) |
| Conference Information | |
| Committee | IPSJ-SLDM / RECONF / VLD / CPSY / IPSJ-ARC |
|---|---|
| Conference Date | 2020/1/22(3days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Raiosha, Hiyoshi Campus, Keio University |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | FPGA Applications, etc. |
| Chair | Yutaka Tamiya(Fujitsu Lab.) / Yuichiro Shibata(Nagasaki Univ.) / Nozomu Togawa(Waseda Univ.) / Hidetsugu Irie(Univ. of Tokyo) / Hiroshi Inoue(Kyushu Univ.) |
| Vice Chair | / Kentaro Sano(RIKEN) / Yoshiki Yamaguchi(Tsukuba Univ.) / Daisuke Fukuda(Fujitsu Labs.) / Michihiro Koibuchi(NII) / Kota Nakajima(Fujitsu Lab.) |
| Secretary | (Univ. Shiga Prefecture) / Kentaro Sano(NTT) / Yoshiki Yamaguchi(Mitsubishi Electric) / Daisuke Fukuda(Hiroshima City Univ.) / Michihiro Koibuchi(e-trees.Japan) / Kota Nakajima(Univ. of Aizu) / (Hitachi) |
| Assistant | / Yuuki Kobayashi(NEC) / Hiroki Nakahara(Tokyo Inst. of Tech.) / Kazuki Ikeda(Hitachi) / Eiji Arima(Univ. of Tokyo) / Shugo Ogawa(Hitachi) |
| Paper Information | |
| Registration To | Special Interest Group on System and LSI Design Methodology / Technical Committee on Reconfigurable Systems / Technical Committee on VLSI Design Technologies / Technical Committee on Computer Systems / Special Interest Group on System Architecture |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Study of a Simplified Digital Spiking Neuron and Its FPGA Implementation |
| Sub Title (in English) | |
| Keyword(1) | Spiking neural networks |
| Keyword(2) | Digital spiking neurons |
| Keyword(3) | GA(Genetic Algorithm) |
| Keyword(4) | FPGA implementation |
| 1st Author's Name | Tomohiro Yoneda |
| 1st Author's Affiliation | National Institute of Informatics(NII) |
| Date | 2020-01-23 |
| Paper # | VLD2019-75,CPSY2019-73,RECONF2019-65 |
| Volume (vol) | vol.119 |
| Number (no) | VLD-371,CPSY-372,RECONF-373 |
| Page | pp.pp.135-140(VLD), pp.135-140(CPSY), pp.135-140(RECONF), |
| #Pages | 6 |
| Date of Issue | 2020-01-15 (VLD, CPSY, RECONF) |