| Presentation | 2019-07-24 A Case for Power Shifting on Hybrid Memory Based Systems Eishi Arima, Toshihiro Hanawa, Carsten Trinitis, Martin Schulz, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | High Performance Computing (HPC) systems are facing severe limitations in both power and memory bandwidth/capacity. By now, these limitations have been addressed individually: to improve performance un- der a strict power constraint, power shifting, which allocates more power budget on the bottleneck component, is a promising approach; for memory bandwidth/capacity increase, the industry has begun to support hybrid main memory designs that comprise multiple different technologies including emerging memories (e.g., 3D stacked DRAM or NVRAM) in one compute node. However, few works look at the combination of both trends. This work explic- itly targets power managements of hybrid memory based HPC systems and make a case for power shifting among components, i.e., CPUs, DRAMs, and NVRAMs. Through our preliminary evaluation, we gained the following insight: the performance bottleneck component changes in accordance with the footprint (or data) size, which then also changes the optimal power budget settings. This result motivates us to develop a software framework toward footprint-aware power shifting. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Hybrid Main MemoriesPower Shifting |
| Paper # | CPSY2019-20,DC2019-20 |
| Date of Issue | 2019-07-17 (CPSY, DC) |
| Conference Information | |
| Committee | CPSY / DC / IPSJ-ARC |
|---|---|
| Conference Date | 2019/7/24(3days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | Kitami Civic Hall |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | Parallel, Distributed and Cooperative Processing Systems and Dependable Computing |
| Chair | Hidetsugu Irie(Univ. of Tokyo) / Satoshi Fukumoto(Tokyo Metropolitan Univ.) / Hiroshi Inoue(Kyushu Univ.) |
| Vice Chair | Michihiro Koibuchi(NII) / Kota Nakajima(Fujitsu Lab.) / Hiroshi Takahashi(Ehime Univ.) |
| Secretary | Michihiro Koibuchi(Nagoya Inst. of Tech.) / Kota Nakajima(Hokkaido Univ.) / Hiroshi Takahashi(Nihon Univ.) / (Chiba Univ.) |
| Assistant | Eiji Arima(Univ. of Tokyo) / Shugo Ogawa(Hitachi) |
| Paper Information | |
| Registration To | Technical Committee on Computer Systems / Technical Committee on Dependable Computing / Special Interest Group on System Architecture |
|---|---|
| Language | ENG-JTITLE |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Case for Power Shifting on Hybrid Memory Based Systems |
| Sub Title (in English) | |
| Keyword(1) | Hybrid Main MemoriesPower Shifting |
| 1st Author's Name | Eishi Arima |
| 1st Author's Affiliation | The University of Tokyo(U. Tokyo) |
| 2nd Author's Name | Toshihiro Hanawa |
| 2nd Author's Affiliation | The University of Tokyo(U. Tokyo) |
| 3rd Author's Name | Carsten Trinitis |
| 3rd Author's Affiliation | Technical University of Munich(TUM) |
| 4th Author's Name | Martin Schulz |
| 4th Author's Affiliation | Technical University of Munich(TUM) |
| Date | 2019-07-24 |
| Paper # | CPSY2019-20,DC2019-20 |
| Volume (vol) | vol.119 |
| Number (no) | CPSY-147,DC-148 |
| Page | pp.pp.41-46(CPSY), pp.41-46(DC), |
| #Pages | 6 |
| Date of Issue | 2019-07-17 (CPSY, DC) |