Presentation 2019-03-14
Verification of Anomaly Detection Method for Digital Input-Output Signals
Masahiko Shibata, Daiki Nakahara, Satoshi Mii,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) When trouble occurs at production lines, it is required to locate the cause quickly. The authors have proposed a method of machine learning of only normal patterns of digital input-output signals by Time Delay Neural Network and automatic detection of anomalous signal changes that occur when trouble occurs. In this paper, we report the verification results of the proposed method for the equipment operating on the actual production lines. By verification, cases where the proposed method can be applied have been clarified.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Factory Automation(FA) / Anomaly Detection / Time Delay Neural Network / Bit Signal
Paper # MSS2018-90
Date of Issue 2019-03-07 (MSS)

Conference Information
Committee NLP / MSS
Conference Date 2019/3/14(2days)
Place (in Japanese) (See Japanese page)
Place (in English) Bunkyo Camp., Univ. of Fukui
Topics (in Japanese) (See Japanese page)
Topics (in English) SICE-DES, IEICE-MSS, IEICE-NLP, Work In Progress, and etc.
Chair Norikazu Takahashi(Okayama Univ.) / Morikazu Nakamura(Univ. of Ryukyus)
Vice Chair Hiroaki Kurokawa(Tokyo Univ. of Tech.) / Shigemasa Takai(Osaka Univ.)
Secretary Hiroaki Kurokawa(Hiroshima Inst. of Tech.) / Shigemasa Takai(Nippon Inst. of Tech.)
Assistant Masayuki Kimura(Kyoto Univ.) / Yutaka Shimada(Saitama Univ.) / Hideki Kinjo(Okinawa Univ.)

Paper Information
Registration To Technical Committee on Nonlinear Problems / Technical Committee on Mathematical Systems Science and its applications
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Verification of Anomaly Detection Method for Digital Input-Output Signals
Sub Title (in English)
Keyword(1) Factory Automation(FA)
Keyword(2) Anomaly Detection
Keyword(3) Time Delay Neural Network
Keyword(4) Bit Signal
1st Author's Name Masahiko Shibata
1st Author's Affiliation Mitsubishi Electric Corporation(Mitsubishi Electric Corp.)
2nd Author's Name Daiki Nakahara
2nd Author's Affiliation Mitsubishi Electric Corporation(Mitsubishi Electric Corp.)
3rd Author's Name Satoshi Mii
3rd Author's Affiliation Mitsubishi Electric Corporation(Mitsubishi Electric Corp.)
Date 2019-03-14
Paper # MSS2018-90
Volume (vol) vol.118
Number (no) MSS-499
Page pp.pp.51-55(MSS),
#Pages 5
Date of Issue 2019-03-07 (MSS)